A Fault-Tolerant Deflection Routing for Network-on-Chip

被引:3
作者
Zhou, Xiaofeng [1 ]
Liu, Lu [1 ]
Zhu, Zhangming [1 ]
机构
[1] Xidian Univ, Sch Microelect, 2 South Taibai Rd, Xian 710071, Shaanxi, Peoples R China
基金
中国国家自然科学基金;
关键词
NoC; fault-tolerant; redundancy technique; deflection routing; ALGORITHM; ROUTER; SCHEME; NOC;
D O I
10.1142/S0218126617500372
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) has become a promising design methodology for the modern on-chip communication infrastructure of many-core system. To guarantee the reliability of traffic, effective fault-tolerant scheme is critical to NoC systems. In this paper, we propose a fault tolerant deflection routing (FTDR) to address faults on links and router by redundancy technique. The proposed FTDR employs backup links and a redundant fault-tolerant unit (FTIJ) at router-level to sustain the traffic reliability of NoC. Experimental results show that the proposed FTDR yields an improvement of routing performance and fault-tolerant capability over the reported fault-tolerant routing schemes in average flit deflection rate, average packet latency, saturation throughput and reliability by up to 13.5%, 9.8%, 10.6% and 17.5%, respectively. The layout area and power consumption are increased merely 3.5% and 2.6%.
引用
收藏
页数:19
相关论文
共 25 条
[1]   Regional ACO-Based Cascaded Adaptive Routing for Traffic Balancing in Mesh-Based Network-on-Chip Systems [J].
Chang, En-Jui ;
Hsin, Hsien-Kai ;
Chao, Chih-Hao ;
Lin, Shu-Yen ;
Wu, An-Yeu .
IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (03) :868-875
[2]  
Chaochao F., 2014, J COMPUT RES DEV, V2, P023
[3]   A Reliable Routing Architecture and Algorithm for NoCs [J].
DeOrio, Andrew ;
Fick, David ;
Bertacco, Valeria ;
Sylvester, Dennis ;
Blaauw, David ;
Hu, Jin ;
Chen, Gregory .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (05) :726-739
[4]  
Fallin C., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P1, DOI 10.1109/NOCS.2012.8
[5]  
Fallin C, 2011, INT S HIGH PERF COMP, P144, DOI 10.1109/HPCA.2011.5749724
[6]   Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router [J].
Feng, Chaochao ;
Lu, Zhonghai ;
Jantsch, Axel ;
Zhang, Minxuan ;
Xing, Zuocheng .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) :1053-1066
[7]  
Khawaja S G, 2011, INT J ELECT COMPUT S, V11, P14
[8]   LDBR: Low-deflection bufferless router for cost-sensitive network-on-chip design [J].
Li, Yuhai ;
Mei, Kuizhi ;
Liu, Yuehu ;
Zheng, Nanning ;
Xu, Yi .
MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (07) :669-680
[9]   Making-a-stop: A new bufferless routing algorithm for on-chip network [J].
Lin, Jing ;
Lin, Xiaola ;
Tang, Liang .
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2012, 72 (04) :515-524
[10]   Low cost fault-tolerant routing algorithm for Networks-on-Chip [J].
Liu, Junxiu ;
Harkin, Jim ;
Li, Yuhua ;
Maguire, Liam .
MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (06) :358-372