Scaling down DNA circuits with competitive neural networks

被引:47
|
作者
Genot, Anthony J. [1 ]
Fujii, Teruo [1 ]
Rondelez, Yannick [1 ]
机构
[1] Univ Tokyo, LIMMS CNRS IIS, Tokyo, Japan
关键词
molecular programming; strand displacement circuits; winner-take-all; pattern recognition; SYNTHETIC BIOLOGY; DISPLACEMENT; COMPUTATION; CAPACITY; KINETICS; DESIGN;
D O I
10.1098/rsif.2013.0212
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
DNA has proved to be an exquisite substrate to compute at the molecular scale. However, nonlinear computations (such as amplification, comparison or restoration of signals) remain costly in term of strands and are prone to leak. Kim et al. showed how competition for an enzymatic resource could be exploited in hybrid DNA/enzyme circuits to compute a powerful nonlinear primitive: the winner-take-all (WTA) effect. Here, we first show theoretically how the nonlinearity of the WTA effect allows the robust and compact classification of four patterns with only 16 strands and three enzymes. We then generalize this WTA effect to DNA-only circuits and demonstrate similar classification capabilities with only 23 strands.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Analog integrated circuits for the Lotka-Volterra competitive neural networks
    Asai, T
    Ohtani, M
    Yonezu, H
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1999, 10 (05): : 1222 - 1231
  • [2] Molecular convolutional neural networks with DNA regulatory circuits
    Xiewei Xiong
    Tong Zhu
    Yun Zhu
    Mengyao Cao
    Jin Xiao
    Li Li
    Fei Wang
    Chunhai Fan
    Hao Pei
    Nature Machine Intelligence, 2022, 4 : 625 - 635
  • [3] Molecular convolutional neural networks with DNA regulatory circuits
    Xiong, Xiewei
    Zhu, Tong
    Zhu, Yun
    Cao, Mengyao
    Xiao, Jin
    Li, Li
    Wang, Fei
    Fan, Chunhai
    Pei, Hao
    NATURE MACHINE INTELLIGENCE, 2022, 4 (07) : 625 - +
  • [4] Scaling down the supply voltage of CPL circuits
    Hu, Jianping
    Chen, Jindan
    CEIS 2011, 2011, 15
  • [5] Thermal-electronic logic circuits: Scaling down
    Mizsei, Janos
    Bein, Marton C.
    Lappalainen, Jyrki
    Juhasz, Laszlo
    MICROELECTRONICS JOURNAL, 2015, 46 (12) : 1175 - 1178
  • [6] Scaling down and reliability problems of gigabit CMOS circuits
    Krautschneider, WH
    Kohlhase, A
    Terletzki, H
    MICROELECTRONICS RELIABILITY, 1997, 37 (01) : 19 - 37
  • [7] Competitive photonic neural networks
    Brunner, Daniel
    Psaltis, Demetri
    NATURE PHOTONICS, 2021, 15 (05) : 323 - 324
  • [8] Competitive photonic neural networks
    Daniel Brunner
    Demetri Psaltis
    Nature Photonics, 2021, 15 : 323 - 324
  • [9] Analog VLSI circuits for competitive learning networks
    Card, HC
    McNeill, DK
    Schneider, CR
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 15 (03) : 291 - 314
  • [10] COMPETITIVE ROUTING OF VIRTUAL CIRCUITS IN ATM NETWORKS
    PLOTKIN, S
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1995, 13 (06) : 1128 - 1136