A Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design

被引：0
|
作者：
Xia, Bingbing [1 ]
Qiao, Fei [1 ]
Yang, Huazhong [1 ]
Wang, Hui [1 ]
机构：
[1] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Inst Circuits & Syst, Dept Elect Engn, Beijing, Peoples R China
来源：
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010) | 2010年
基金：
中国国家自然科学基金;
关键词：
Fault-tolerant; Hardware-software Co-design; Multi-core;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
To cope with the soft errors and make full use of the multi-core system, this paper gives an efficient fault-tolerant hardware and software co-designed architecture for multi-core systems. And with a not large number of test patterns, it will use less than 33% hardware resources compared with the traditional hardware redundancy (TMR) and it will take less than 50% time compared with the traditional software redundancy (time redundant). Therefore, it will be a good choice for the fault-tolerant architecture for the future high-reliable multi-core systems.
引用
收藏
页码：191 / 197
页数：7
相关论文
共 50 条
  • [41] BTPA: Hardware-Software Co-design for Bitwise based Transformer with Parallelized Accelerator
    Zhang, Junkai
    Duan, Gaoxiang
    Huang, Zunkai
    Wang, Hui
    Zhu, Yongxin
    PROCEEDINGS OF THE 2024 IEEE 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, HPSC 2024, 2024, : 100 - 104
  • [42] HAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits
    Mo, Jianqiao
    Gopinath, Jayanth
    Reagen, Brandon
    PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 128 - 140
  • [43] A Novel Hardware-Software Co-Design and Implementation of the HOG Algorithm
    Ghaffari, Sina
    Soleimani, Parastoo
    Li, Kin Fun
    Capson, David W.
    SENSORS, 2020, 20 (19) : 1 - 21
  • [44] Hardware-software co-design of a fingerprint image enhancement algorithm
    Lopez, Mariano
    Canto, Enrique
    Fons, Mariano
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3655 - +
  • [45] A Hardware-Software Co-design Experiments Platform for NAND Flash Based on Zynq
    Wei, Debao
    Gong, Youhua
    Qiao, Liyan
    Deng, Libao
    2014 IEEE 20TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2014,
  • [46] Hardware-Software Co-design to Accelerate Neural Network Applications
    Imani, Mohsen
    Garcia, Ricardo
    Gupta, Saransh
    Rosing, Tajana
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [47] System level memory optimization for hardware-software co-design
    Danckaert, K
    Catthoor, F
    DeMan, H
    PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 55 - 59
  • [48] Hardware-Software Co-design for Heterogeneous Multiprocessor Sensor Nodes
    Zhang, Jingyao
    Iyer, Srikrishna
    Zheng, Xiangwei
    Schaumont, Patrick
    Yang, Yaling
    2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 20 - 25
  • [49] POSTER: Fault-tolerant Execution on COTS Multi-core Processors with Hardware Transactional Memory Support
    Haas, Florian
    Weis, Sebastian
    Ungerer, Theo
    Pokam, Gilles
    Wu, Youfeng
    2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), 2016, : 421 - 422
  • [50] Hardware-Software Co-design of QRD-RLS Algorithm with Microblaze Soft Core Processor
    Lodha, Nupur
    Rai, Nivesh
    Dubey, Rahul
    Venkataraman, Hrishikesh
    INFORMATION SYSTEMS, TECHNOLOGY AND MANAGEMENT-THIRD INTERNATIONAL CONFERENCE, ICISTM 2009, 2009, 31 : 197 - 207
12345