A Fault-tolerant Structure for Reliable Multi-core Systems Based on Hardware-Software Co-design

被引：0
|
作者：
Xia, Bingbing [1 ]
Qiao, Fei [1 ]
Yang, Huazhong [1 ]
Wang, Hui [1 ]
机构：
[1] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Inst Circuits & Syst, Dept Elect Engn, Beijing, Peoples R China
来源：
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010) | 2010年
基金：
中国国家自然科学基金;
关键词：
Fault-tolerant; Hardware-software Co-design; Multi-core;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
To cope with the soft errors and make full use of the multi-core system, this paper gives an efficient fault-tolerant hardware and software co-designed architecture for multi-core systems. And with a not large number of test patterns, it will use less than 33% hardware resources compared with the traditional hardware redundancy (TMR) and it will take less than 50% time compared with the traditional software redundancy (time redundant). Therefore, it will be a good choice for the fault-tolerant architecture for the future high-reliable multi-core systems.
引用
收藏
页码：191 / 197
页数：7
相关论文
共 50 条
  • [31] Hardware-Software Co-design Approach for Deep Learning Inference
    Paul, Debdeep
    Singh, Jawar
    Mathew, Jimson
    2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 118 - 122
  • [32] Hardware-software Co-design of Slimmed Optical Neural Networks
    Zhao, Zheng
    Liu, Derong
    Li, Meng
    Ying, Zhoufeng
    Zhang, Lu
    Xu, Biying
    Yu, Bei
    Chen, Ray T.
    Pan, David Z.
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 705 - 710
  • [33] Hardware-Software Co-Design for Face Recognition on FPGA SoCs
    Wang, Hao
    Cao, Shan
    Xu, Shugong
    Zhang, Shunqing
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [34] A novel hardware-software co-design for automatic white balance
    Chen, Chin-Hsing
    Tan, Sun-Yen
    Huang, Wen-Tzeng
    LECTURE NOTES IN SIGNAL SCIENCE, INTERNET AND EDUCATION (SSIP'07/MIV'07/DIWEB'07), 2007, : 203 - +
  • [35] Enclavisor: A Hardware-Software Co-Design for Enclaves on Untrusted Cloud
    Gu, Jinyu
    Wu, Xinyue
    Zhu, Bojun
    Xia, Yubin
    Zang, Binyu
    Guan, Haibing
    Chen, Haibo
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (10) : 1598 - 1611
  • [36] Speed optimization of AES algorithm with Hardware-Software Co-design
    Dixit, Preeti
    Zalke, Jitendra
    Admane, Sharmik
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798
  • [37] Application-Driven Co-design of Fault-Tolerant Industrial Systems
    Restrepo-Calle, F.
    Martinez-Alvarez, A.
    Guzman-Miranda, H.
    Palomo, F. R.
    Cuenca-Asensi, S.
    IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 2005 - 2010
  • [38] Hardware-software co-design of an automatic fingerprint acquisition system
    Fons, M
    Fons, F
    Canyellas, N
    Cantó, E
    López, M
    ISIE 2005: Proceedings of the IEEE International Symposium on Industrial Electronics 2005, Vols 1- 4, 2005, : 1123 - 1128
  • [39] APPROXIMATE COMPUTING: Unlocking Efficiency with Hardware-Software Co-Design
    Ceze, Luis
    Sampson, Adrian
    GETMOBILE-MOBILE COMPUTING & COMMUNICATIONS REVIEW, 2016, 20 (03) : 12 - 16
  • [40] Hardware-Software Co-design for BLDC Motor Speed Controller Design
    Alecsa, Bogdan
    Onea, Alexandru
    ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
12345