Development of Chip-First and Die-up Fan-out Wafer Level Packaging

被引：0
|
作者：
Hua, Xuan [1 ]
Xu, Hong [1 ]
Zhang, Li [1 ]
Chen, Dong [1 ]
Tan, K. H. [1 ]
Lai, C. M. [1 ]
Lau, John [2 ]
Li, Ming [2 ]
Li, Margie [2 ]
Kuah, Eric [2 ]
Fan, Nelson [2 ]
Kai, Wu [2 ]
Cheung, Ken [2 ]
机构：
[1] Jiangyin Changdian Adv Packaging Co LTD, 275 Binjiang Middle Rd, Jiangyin, Jiangsu, Peoples R China
[2] ASM Pacific Technol, 16-22 Kung Yip St, Kwai Chung, Hong Kong, Peoples R China
来源：
2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC) | 2017年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This study is for fan-out wafer-level packaging (FOWLP) with chip-first and die-up processing. The chips with Cu contact pads on the front-side and a die attach film on the backside are picked and placed face-up on a temporary glass carrier with a layer of light-to-heat conversion material. It is followed by compression molding with epoxy molding compound (EMC) and post mold cure (PMC) on the reconstituted wafer carrier, and then backgrinding the molded EMC to expose the Cu contact pads (Cu revealing) of the chips. The next step is to build up the redistribution layers (RDLs) from the contact pads and then mount the solder balls. Next comes the debonding of the carrier with a laser, and then the dicing of the whole reconstituted molded wafer into individual packages.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Versatile laser release material development for chip-first and chip-last fan-out wafer-level packaging
    Lee, Chia-Hsin
    Huang, Baron
    See, Jennifer
    Liu, Xiao
    Lin, Yu-Min
    Chiu, Wei-Lan
    Chen, Chao-Jung
    Lee, Ou-Hsiang
    Ding, Hsiang-En
    Cheng, Ren-Shin
    Lin, Ang-Ying
    Wu, Sheng-Tsai
    Chang, Tao-Chih
    Chang, Hsiang-Hung
    Chen, Kuan-Neng
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 736 - 741
  • [2] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
    Ko, Cheng-Ta
    Yang, Henry
    Lau, John
    Li, Ming
    Li, Margie
    Lin, Curry
    Lin, J. W.
    Chen, Tony
    Xu, Iris
    Chang, Chieh-Lin
    Pan, Jhih-Yuan
    Wu, Hsing-Hui
    Yong, Qing Xiang
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Y. M.
    Ng, Eric
    Kai, Wu
    Hao, Ji
    Beica, Rozalia
    Lin, Marc
    Chen, Y. H.
    Cheng, Zhong
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Lim, Sze Pei
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 355 - 363
  • [3] Chip-First Fan-Out Panel-Level Packaging for Heterogeneous Integration
    Ko, Cheng-Ta
    Yang, Henry
    Lau, John H.
    Li, Ming
    Li, Margie
    Lin, Curry
    Lin, J. W.
    Chen, Tony
    Xu, Iris
    Chang, Chieh-Lin
    Pan, Jhih-Yuan
    Wu, Hsing-Hui
    Yong, Qing Xiang
    Fan, Nelson
    Kuah, Eric
    Li, Zhang
    Tan, Kim Hwee
    Cheung, Yiu-Ming
    Ng, Eric
    Kai, Wu
    Hao, Ji
    Beica, Rozalia
    Lin, Marc
    Chen, Yu-Hua
    Cheng, Zhong
    Wee, Koh Sau
    Ran, Jiang
    Xi, Cao
    Lim, Sze Pei
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky S. W.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (09): : 1561 - 1572
  • [4] Die Shift on Chip First Panel Level Fan-out Packaging
    Huo, Yan
    Chen, Li
    Zhou, Wenwu
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [5] Fan-Out Wafer Level Packaging Development Line
    Chai, T. C.
    Ho, David
    Chong, S. C.
    Hsiao, H. Y.
    Soh, Serine
    Lim, Simon
    Lim, Sharon P. S.
    Wai, Eva
    Lau, B. L.
    Seit, W. W.
    Lau, G. K.
    Phua, T. S.
    Lim, Keith
    Lim, Sharon S. H.
    Ye, Y. L.
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 440 - 444
  • [6] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [7] EXPOSED DIE FAN-OUT WAFER LEVEL PACKAGING BY TRANSFER MOLDING
    Kersjes, S. H. M.
    Zijl, J. L. J.
    de Jong, N.
    Wensink, H.
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [8] Foldable Fan-out Wafer Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Minkus, M.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Kahle, R.
    Georgi, L.
    Voges, S.
    Woehrmann, M.
    Lang, K. -D.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 19 - 24
  • [9] Die Shift Assessment of Reconstituted Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Chung, Chia-Heng
    Chen, Wen-Hwa
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (01) : 136 - 145
  • [10] Development of compression molding process for Fan-Out wafer level packaging
    Julien, Bertheau
    Fabrice, Duval F. C.
    Tadashi, Kubota
    Pieter, Bex
    Koen, Kennes
    Alain, Phommahaxay
    Arnita, Podpod
    Eric, Beyne
    Andy, Miller
    Gerald, Beyer
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1965 - 1972
12345