Testing Xilinx XC4000 configurable logic blocks with carry logic modules

被引：3

作者：

Sun, XL ^{[1
]}

Xu, J ^{[1
]}

Trouborst, P ^{[1
]}

机构：

[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2G7, Canada

来源：

2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/DFTVS.2001.966774

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a novel built-in self-rest (BIST) scheme for configurable logic blocks (CLBs) of Xilinx XC4000 field programmable gate arrays (FPGAs). The test of the dedicated carry logic module (CLM) within a CLB is included for the first time, A minimum of eight CLB rest configurations is given. A centralized BIST architecture supports the single stuck-at fault rest of the CLM and the whole CLB. The scheme is also capable of locating any faulty CLBs with the maximum diagnostic resolution, two adjacent CLBs.

引用

页码：221 / 229

页数：9

共 19 条

[1]

ABRAMOVICI M, 1990, DIGITAL SYSTEM TESTI

[2]

CHEN XT, 1995, IEEE DEF FAULT TOL V, P225

[3]

HUANG WK, 1997, INT S DEF FAULT TOL, P183

[4]

LIU T, 1995, P ACM S FPGAS, P125

[5] Novel technique for testing FPGAs [J].

Mojoli, G ;

Pastore, S ;

Salvi, D .

DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, :89-94

[6]

Renovell M., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P363, DOI 10.1109/ATS.1999.810776

[7] SRAM-based FPGA's: Testing the LUT/RAM modules [J].

Renovell, M ;

Portal, JM ;

Figueras, J ;

Zorian, Y .

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :1102-1111

[8]

Renovell M, 2000, J ELECTRON TEST, P289

[9]

Stroud C, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P68, DOI 10.1109/TEST.1996.556946

[10] Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) [J].

Stroud, C ;

Konala, S ;

Chen, P ;

Abramovici, M .

14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, :387-392

← 1 2 →