Real-time embedded systems powered by FPGA dynamic partial self-reconfiguration: a case study oriented to biometric recognition applications

被引:13
作者
Fons, Francisco [1 ]
Fons, Mariano [1 ]
Canto, Enrique [1 ]
Lopez, Mariano [2 ]
机构
[1] Univ Rovira & Virgili, Dept Elect Elect & Automat Control Engn, E-43007 Tarragona, Spain
[2] Univ Politecn Cataluna, Dept Elect Engn, Vilanova I La Geltru, Spain
关键词
FPGA; Run-time reconfigurable computing; Reconfiguration controller; Dynamic partial self-reconfiguration; Automatic fingerprint authentication system; FINGERPRINT; ENHANCEMENT;
D O I
10.1007/s11554-010-0186-1
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This work aims to pave the way for an efficient open system architecture applied to embedded electronic applications to manage the processing of computationally complex algorithms at real-time and low-cost. The target is to define a standard architecture able to enhance the performance-cost trade-off delivered by other alternatives nowadays in the market like general-purpose multi-core processors. Our approach, sustained by hardware/software (HW/SW) co-design and run-time reconfigurable computing, is synthesizable in SRAM-based programmable logic. As proof-of-concept, a run-time partially reconfigurable field-programmable gate array (FPGA) is addressed to carry out a specific application of high-demanding computational power such as an automatic fingerprint authentication system (AFAS). Biometric personal recognition is a good example of compute-intensive algorithm composed of a series of image processing tasks executed in a sequential order. In our pioneer conception, these tasks are partitioned and synthesized first in a series of coprocessors that are then instantiated and executed multiplexed in time on a partially reconfigurable region of the FPGA. The implementation benchmark of the AFAS either as a pure software approach on a PC platform under a dual-core processor (Intel Core 2 Duo T5600 at 1.83 GHz) or as a reconfigurable FPGA co-design (identical algorithm partitioned in HW/SW tasks operating at 50 or 100 MHz on the second smallest device of the Xilinx Virtex-4 LX family) highlights a speed-up of one order of magnitude in favor of the FPGA alternative. These results let point out biometric recognition as a sensible killer application for run-time reconfigurable computing, mainly in terms of efficiently balancing computational power, functional flexibility and cost. Such features, reached through partial reconfiguration, are easily portable today to a broad range of embedded applications with identical system architecture.
引用
收藏
页码:229 / 251
页数:23
相关论文
共 33 条
[1]  
Amdahl G. M., 1967, P APR 18 20 1967 SPR, P483, DOI [10.1145/1465482.1465560, DOI 10.1145/1465482.1465560]
[2]  
[Anonymous], JORN COMP REC APL JC
[3]  
[Anonymous], 2009, IJCSI INT J COMPUT S
[4]  
[Anonymous], INT C ARCH COMP SYST
[5]  
[Anonymous], JORN COMP REC APL JC
[6]   Fingerprint enhancement with dyadic scale-space [J].
Cheng, JG ;
Tian, H .
PATTERN RECOGNITION LETTERS, 2004, 25 (11) :1273-1284
[7]  
Claus C, 2008, I C FIELD PROG LOGIC, P534
[8]   An FPGA-based Embedded System For Fingerprint Matching Using Phase-Only Correlation Algorithm [J].
Danese, G. ;
Giachero, M. ;
Leporati, F. ;
Matrone, G. ;
Nazzicari, N. .
PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, :672-679
[9]  
Fons F, 2007, I S INTELL SIG PR, P457
[10]   Run-time self-reconfigurable 2D convolver for adaptive image processing [J].
Fons, Francisco ;
Fons, Mariano ;
Canto, Enrique .
MICROELECTRONICS JOURNAL, 2011, 42 (01) :204-217