A First Step Toward Cost Functions for Quantum-Dot Cellular Automata Designs

被引:175
作者
Liu, Weiqiang [1 ]
Lu, Liang [2 ]
O'Neill, Maire [3 ]
Swartzlander, Earl E., Jr. [4 ]
机构
[1] Nanjing Univ Aeronaut & Astronaut, Coll Elect & Informat Engn, Key Lab Radar Imaging & Microwave Photon, Minist Educ, Nanjing 210016, Peoples R China
[2] Imaginat Technol, Watford WD4 8LZ, Herts, England
[3] Queens Univ Belfast, Inst Elect Commun & Informat Technol, Belfast BT3 9DT, Antrim, North Ireland
[4] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
基金
英国工程与自然科学研究理事会;
关键词
Adders; cost functions; metrics; quantum-dot cellular automata (QCA); PERFORMANCE; CLOCKING; TOOLS; WIRE;
D O I
10.1109/TNANO.2014.2306754
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Quantum-dot cellular automata (QCA) is potentially a very attractive alternative to CMOS for future digital designs. Circuit designs in QCA have been extensively studied. However, how to properly evaluate the QCA circuits has not been carefully considered. To date, metrics and area-delay cost functions directly mapped from CMOS technology have been used to compare QCA designs, which is inappropriate due to the differences between these two technologies. In this paper, several cost metrics specifically aimed at QCA circuits are studied. It is found that delay, the number of QCA logic gates, and the number and type of crossovers, are important metrics that should be considered when comparing QCA designs. A family of new cost functions for QCA circuits is proposed. As fundamental components in QCA computing arithmetic, QCA adders are reviewed and evaluated with the proposed cost functions. By taking the new cost metrics into account, previous best adders become unattractive and it has been shown that different optimization goals lead to different "best" adders.
引用
收藏
页码:476 / 487
页数:12
相关论文
共 33 条
[21]   A design of and design tools for a novel quantum dot based microprocessor [J].
Niemier, MT ;
Kontz, MJ ;
Kogge, PM .
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, :227-232
[22]   Experimental demonstration of a binary wire for quantum-dot cellular automata [J].
Orlov, AO ;
Amlani, I ;
Toth, G ;
Lent, CS ;
Bernstein, GH ;
Snider, GL .
APPLIED PHYSICS LETTERS, 1999, 74 (19) :2875-2877
[23]   Low Complexity Design of Ripple Carry and Brent-Kung Adders in QCA [J].
Pudi, Vikramkumar ;
Sridharan, K. .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (01) :105-119
[24]   Generalized power-delay metrics in deep submicron CMOS designs [J].
Sengupta, Dipanjan ;
Saleh, Resve .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (01) :183-189
[25]  
Swartzlander EE, 2010, CONF REC ASILOMAR C, P1392, DOI 10.1109/ACSSC.2010.5757763
[26]   LOGICAL DEVICES IMPLEMENTED USING QUANTUM CELLULAR-AUTOMATA [J].
TOUGAW, PD ;
LENT, CS .
JOURNAL OF APPLIED PHYSICS, 1994, 75 (03) :1818-1825
[27]   QCADesigner: A rapid design and simulation tool for quantum-dot cellular automata [J].
Walus, K ;
Dysart, TJ ;
Jullien, GA ;
Budiman, RA .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2004, 3 (01) :26-31
[28]  
Walus K., 2004, P ICORE BANFF SUMM
[29]   Design tools for an emergng SoC technology: Quantum-dot cellular automata [J].
Walus, Konrad ;
Jullien, Graham A. .
PROCEEDINGS OF THE IEEE, 2006, 94 (06) :1225-1244
[30]  
Wang W, 2003, 2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, P461