An efficient low power method for FinFET domino OR logic circuit

被引:9
作者
Kajal [1 ]
Sharma, Vijay Kumar [1 ]
机构
[1] Shri Mata Vaishno Devi Univ, Sch Elect & Commun Engn, Katra 182320, India
关键词
Domino; VLSI; FinFET; Leakage reduction; ultra-DSM; REDUCTION TECHNIQUE; LEAKAGE REDUCTION; IMPACT; VARIABILITY; PERFORMANCE;
D O I
10.1016/j.micpro.2022.104719
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Advancement in the metal oxide semiconductor field effect transistor (MOSFET) technology leads to large power dissipation, and propagation delay due to extreme scaling of the transistor. So, very large-scale integration (VLSI) industry requires alternative options to meet the demands of the customers. Fin-shaped field effect transistor (FinFET) is new innovative device to replace the MOSFET technology in ultra-deep submicron (ultra-DSM) regime. FinFET mitigates power dissipation to the large extent as compared to the MOSFET, but still the impact of power dissipation degrades the circuit performance. Leakage reduction techniques are further needed in ultraDSM regime to reduce the power dissipation. Domino logic is commonly used in large memories, and high-speed processors. In this article, a low power domino logic is proposed using FinFET devices. The proposed method is compared to the existing similar domino logic approaches for the different performance metrics at 7 nm technology node using Cadence's tools. The proposed method effectively reduces the leakage power dissipation, and delay penalty for the different logic circuits. The reliability of the domino OR logic is checked by estimating the temperature, and multiple parallel fins variations. The proposed method has a high noise tolerance capacity in term of unity noise gain (UNG) for the domino OR logic as compared to the existing approaches.
引用
收藏
页数:9
相关论文
共 27 条
[1]   Technology Scaling Roadmap for FinFET-Based FPGA Clusters Under Process Variations [J].
Abdelkader, Osama ;
El-Din, Mohamed Mohie ;
Mostafa, Hassan ;
Abdelhamid, Hamdy ;
Fahmy, Hossam A. H. ;
Ismail, Yehea ;
Soliman, Ahmed M. .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (04)
[2]   Energy- and Quality-Efficient Approximate Multipliers for Neural Network and Image Processing Applications [J].
Ahmadinejad, Mohammad ;
Moaiyeri, Mohammad Hosein .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (02) :1105-1116
[3]   Highly stable, low power FinFET SRAM cells with exploiting dynamic back-gate biasing [J].
Bagheriye, Leila ;
Toofan, Siroos ;
Saeidi, Roghayeh ;
Moradi, Farshad .
INTEGRATION-THE VLSI JOURNAL, 2019, 65 (128-137) :128-137
[4]   Transistor and pin reordering for leakage reduction in CMOS circuits [J].
Chun, Jae Woong ;
Chen, C. Y. Roger .
MICROELECTRONICS JOURNAL, 2016, 53 :25-34
[5]   Performance evaluation of domino logic circuits for wide fan-in gates with FinFET [J].
Dadoria, Ajay Kumar ;
Khare, Kavita ;
Panwar, Uday ;
Jain, Anita .
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2018, 24 (08) :3341-3348
[6]   A new gate-level body biasing technique for PMOS transistors in subthreshold CMOS circuits [J].
Elgharbawy, W ;
Golconda, P ;
Kumar, A ;
Bayoumi, M .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :4697-4700
[7]   A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology [J].
Garg, Sandeep ;
Gupta, Tarun K. .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
[8]   FDSTDL: Low-power technique for FinFET domino circuits [J].
Garg, Sandeep ;
Gupta, Tarun K. .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (06) :917-940
[9]   Lector with Footed-Diode Inverter: A Technique for Leakage Reduction in Domino Circuits [J].
Gupta, Tarun K. ;
Khare, Kavita .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (06) :2707-2722
[10]   LECTOR: A technique for leakage reduction in CMOS circuits [J].
Hanchate, N ;
Ranganathan, N .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) :196-205