Dynamic Power Optimization of LFSR Using Clock Gating

Power utilization is a significant property of a circuit design. System clock signal in electronics product consumes the important part of dynamic power, among them 70% is spent by clock buffers.This critical problem can be optimized using a technique namely clock gating. Here a traditional LFSR is first designed and the output is then compared with LFSR designed using various clock gating techniques. Thus the unnecessary power dissipation in the design can be reduced by disabling the clock signal to flip-flops when the output is same as the input. Due to this reduced switching activity power consumption is also reduced.