Modeling of 3-D planar conducting structures on lossy silicon substrate in high frequency integrated circuits

被引：0

作者：

Zheng, J ^{[1
]}

Li, JP ^{[1
]}

Weisshaar, A ^{[1
]}

机构：

[1] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97331 USA

来源：

2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3 | 2001年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes simple yet accurate models for 3-D planar conducting structures such as substrate contacts and bond pads in high frequency and mixed-signal integrated circuits on lossy silicon substrate. The modeling approach is based on a rigorous 3-D EM characterization followed by equivalent circuit model extraction. The simple equivalent circuit models for coupled conducting structures are based on the physical structure. The frequency response of the models shows good agreement with the EM solution.

引用

页码：1265 / 1268

页数：4

共 50 条

[21] Frequency-Dependent Characteristics and Parametric Modeling of the Silicon Substrate in TSV-Based 3-D ICs [J].

Zhao, Yingbo ;

Fan, Qingyang .

IEEE ACCESS, 2022, 10 :134349-134355

[22] Noise Coupling Due To Through Silicon Vias (TSVs) in 3-D Integrated Circuits [J].

Salman, Emre .

2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, :1411-1414

[23] CMOS-Compatible Polarization Splitter for 3-D Silicon Photonic Integrated Circuits [J].

Kim, Jin Tae .

JOURNAL OF LIGHTWAVE TECHNOLOGY, 2014, 32 (11) :2123-2127

[24] THERMAL MODEL FOR 3-D INTEGRATED CIRCUITS WITH INTEGRATED MLGNR-BASED THROUGH SILICON VIA [J].

Xu, Peng ;

Pan, Zhong-Liang .

THERMAL SCIENCE, 2020, 24 (03) :2067-2075

[25] Measurements and Analysis of Substrate Noise Coupling in TSV-Based 3-D Integrated Circuits [J].

Araga, Yuuki ;

Nagata, Makoto ;

Van der Plas, Geert ;

Marchal, Paul ;

Libois, Michael ;

La Manna, Antonio ;

Zhang, Wenqi ;

Beyer, Gerald ;

Beyne, Eric .

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (06) :1026-1037

[26] 3-D FEM/BEM - Hybrid modeling of surface mounted devices within planar circuits [J].

Eibert, TF ;

Hansen, V .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1998, 46 (09) :1334-1336

[27] Self-consistent modeling of heating and MOSFET performance in 3-D integrated circuits [J].

Akturk, A ;

Goldsman, N ;

Metze, G .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (11) :2395-2403

[28] Modeling Based Design of Graphene Heat Spreaders and Interconnects in 3-D Integrated Circuits [J].

Subrina, Samia .

JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2010, 5 (03) :281-286

[29] Modeling and Simulation of Packaging Substrate Effects on Radio Frequency Integrated Circuits [J].

Benedik, Chris ;

Ren, Saiyu .

PROCEEDINGS OF THE 2012 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2012, :158-162

[30] VISUALIZATION AND MODELING OF 3-D STRUCTURES [J].

WOOD, SL .

IEEE ENGINEERING IN MEDICINE AND BIOLOGY MAGAZINE, 1992, 11 (02) :72-79

← 1 2 3 4 5 →