Drafting in Self-Timed Circuits

被引:1
作者
Cowan, Christopher [1 ]
机构
[1] Portland State Univ, Elect & Comp Engn Dept, Portland, OR 97207 USA
关键词
Click; drafting; GasP; Micropipeline; Mousetrap; physically unclonable devices (PUF); self-timed circuits; spiking neural network; DESIGN; GATE;
D O I
10.1109/TVLSI.2018.2884881
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Intervals between data items propagating in self-timed circuits are controlled by handshake signals rather than by a clock. In many self-timed designs, a trailing data item will catch up with a leading item or token, even when it trails by thousands of gate delays. This effect, called "drafting," can be seen in many of the self-timed designs, e.g., GasP, Mousetrap, Click, and Micropipeline. Drafting occurs because the delay of a trailing token through a self-timed stage depends on how much earlier the leading token departed. Contrary to earlier work, we find the cause of drafting to be charge stored on an isolated node between two series transistors. This mechanism occurs in many decision gates that implement a logical AND. The charge on the floating internal node can drift between actions and thereby change the delay of the gate. Drafting behavior may be modulated by controlling the internal node of the GasP NOR gate. This offers possibilities for using self-timed circuits in applications where the interval between data items carries information, for instance, spiking neural networks, security, or real-time signal processing.
引用
收藏
页码:810 / 820
页数:11
相关论文
共 24 条
[1]   Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time [J].
Chandramouli, V ;
Sakallah, KA .
33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, :617-622
[2]   A Retrospective and a Look Forward: Fifteen Years of Physical Unclonable Function Advancement [J].
Chang, Chip-Hong ;
Zheng, Yue ;
Zhang, Le .
IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2017, 17 (03) :32-62
[3]   A Self-timed Ring Based True Random Number Generatora [J].
Cherkaoui, Abdelkarim ;
Fischer, Viktor ;
Aubert, Alain ;
Fesquet, Laurent .
2013 IEEE 19TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2013, :99-106
[4]   Predicting performance of micropipelines using Charlie diagrams [J].
Ebergen, JC ;
Fairbanks, S ;
Sutherland, IE .
ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, :238-246
[5]   Analog micropipeline rings for high precision timing [J].
Fairbanks, S ;
Moore, S .
10TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2004, :41-50
[6]  
Fairbanks S. M., 2005, THESIS
[7]   SPIKING NEURAL NETWORKS [J].
Ghosh-Dastidar, Samanwoy ;
Adeli, Hojjat .
INTERNATIONAL JOURNAL OF NEURAL SYSTEMS, 2009, 19 (04) :295-308
[8]  
Gilla Swetha Mettala, 2010, Proceedings of the 16th IEEE International Symposium on Asynchronous Circuits and Systems - ASYNC 2010, P185, DOI 10.1109/ASYNC.2010.26
[9]  
Hamon J, 2008, INT SYMP ASYNCHRON C, P29, DOI 10.1109/ASYNC.2008.16
[10]   Constrained Asynchronous Ring Structures for Robust Digital Oscillators [J].
Hamon, Jeremie ;
Fesquet, Laurent ;
Miscopein, Benoit ;
Renaudin, Marc .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (07) :907-919