A Memory Accelerator with Gather Functions for Bandwidth-bound Irregular Applications

被引:0
作者
Tanabe, Noboru [1 ]
Nuttapon, Boonyasitpichai [2 ]
Nakajo, Hironori [2 ]
Ogawa, Yuka [3 ]
Kogou, Junko [3 ]
Takata, Masami [3 ]
Joe, Kazuki [3 ]
机构
[1] Toshiba Co Ltd, Kawasaki, Kanagawa, Japan
[2] Tokyo Univ Agr & Technol, Koganei, Tokyo, Japan
[3] Nara Womens Univ, Nara, Nara, Japan
来源
PROCEEDINGS OF THE FIRST WORKSHOP ON IRREGULAR APPLICATIONS: ARCHITECTURES AND ALGORITHM (IAAA'11) | 2011年
关键词
Irregular application; Memory system; Scatter/Gather; Sparse matrix vector multiplication;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Compute intensive processing can be easily accelerated using processors with many cores such as GPUs. However, memory bandwidth limitation becomes serious year by year for memory bandwidth intensive applications such as sparse matrix vector multiplications (SpMV). In order to accelerate memory bandwidth intensive applications, we have proposed a memory system with additional functions of scattering and gathering. For the preliminary evaluation of our proposed system, we assumed that the throughput of the memory system was sufficient. In this paper, we propose a memory system with scattering and gathering using many narrow memory channels. We evaluate the feasible throughput of the proposed memory system based on DDR3 DRAM with the modified DRAMsim2 simulator. In addition, we evaluate the performance of SpMV using our method for the proposed memory system and a GPU. We have confirmed the proposed memory system has good performance and good stability for matrix shape variation using fewer pins for external memory.
引用
收藏
页码:35 / 42
页数:8
相关论文
共 19 条
  • [1] [Anonymous], 2010, INT R 7500 SCAL MEM
  • [2] Bell N., 2008, Efficient sparse matrix-vector multiplication on CUDA
  • [3] Impulse: Building a smarter memory controller
    Carter, J
    Hsieh, W
    Stoller, L
    Swanson, M
    Zhang, LX
    Brunvand, E
    Davis, A
    Kuo, CC
    Kuramkote, R
    Parker, M
    Schaelicke, L
    Tateyama, T
    [J]. FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 70 - 79
  • [4] Cevahir A., 2009, SACSIS2009, P353
  • [5] Davis Tim., U FLORIDA SPARSE MAT
  • [6] Jacob B., DRAMSIM DETAILED MEM
  • [7] Lee VictorW., 2010, ISCA 2010
  • [8] Maruyama Takumi, 2009, P HOT CHIPS 21 AUG
  • [9] Micron Technology Inc, HYBR MEM CUB
  • [10] Micron Technology Inc, 2011, HYBR MEM CUB BREAKTH, V23