Design and Analysis of Tunable Analog Circuit Using Double Gate MOSFET at 45nm CMOS Technology

被引：0

作者：

Kushwah, Ravindra Singh ^{[1
]}

Akashe, Shyam ^{[2
]}

机构：

[1] ITM Univ, Gwalior, MP, India

[2] ITM Univ, Dept Elect Instrumentat, Gwalior, MP, India

来源：

PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC) | 2013年

关键词：

Analog Tunable Circuits; DG MOSFET; Phase; Gain;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, we included designing of low power tunable analog circuits using double gate (DG) MOSFET, where the front gate output is changed by control voltage on the back gate. The DG devices can be used to improve the performance and reduce the power dissipation when front gate and back gate both are independently controlled. In this paper, we included the analysis of the analog tunable circuits such as CMOS Amplifier pair, Schmitt Trigger circuit and Operational trans-conductance Amplifier. Gain, phase and output response of analog tunable circuits have been illustrated in the paper. These circuit blocks are used for low-noise high-performance integrated circuits for analog and mixed-signal applications. The simulation results are predicted by Cadence Virtuoso Tool in 45nm complementary metal oxide semiconductor (CMOS) Technology.

引用

页码：1589 / 1594

页数：6

共 50 条

[41] Design of pn mixed pull-down network domino XOR gate in 45nm technology
VLSI and System Laboratory, Beijing University of Technology, Beijing 100022, China
不详
Pan Tao Ti Hsueh Pao, 2008, 12 (2443-2447): : 2443 - 2447
[42] Analyzing the Impact of Double Patterning Lithography on SRAM Variability in 45nm CMOS
Joshi, Vivek
Wieckowski, Michael
Chen, Gregory K.
Blaauw, David
Sylvester, Dennis
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[43] 45nm CMOS platform technology (CMOS6) with high density embedded memories
Iwai, M
Oishi, A
Sanuki, T
Takegawa, Y
Komoda, T
Morimasa, Y
Ishimaru, K
Takayanagi, M
Eguchi, K
Matsushita, D
Muraoka, K
Sunouchi, K
Noguchi, T
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 12 - 13
[44] Effect of MT and VT CMOS, On Transmission gate Logic for Low Power 4:1 MUX in 45nm Technology
Mishra, Meenakshi
Akashe, Shyam
Babu, Shyam
PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 2, 2013, 202 : 139 - 150
[45] 45nm low-power CMOS SoC technology with aggressive reduction of random variation for SRAM and analog transistors
Ekbote, S.
Benaissa, K.
Obradovic, B.
Liu, S.
Shichijo, H.
Hou, F.
Blythe, T.
Houston, T. W.
Martin, S.
Taylor, R.
Singh, A.
Yang, R.
Baldwin, G.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 125 - 126
[46] 45nm CMOS Tunable Low Pass Filter for On-Chip ECG Sensing
De La Cruz, Eduardo
Jagoda, Tomasz
Hedayatipour, Ava
2023 IEEE 16TH DALLAS CIRCUITS AND SYSTEMS CONFERENCE, DCAS, 2023,
[47] Diffused Bit Generator model for TRNG Application at CMOS 45nm Technology
Rajagopalan, Sundararaman
Rethinam, Sivaraman
Lakshmi, Govindu
Mounika, Police
Vani, Ravulapenta
Chandana, Dasari
2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
[48] Millimeter-Wave Power Amplifiers in 45nm CMOS SOI Technology
Chen, Jing-Hwa
Helmi, Sultan R.
Mohammadi, Saeed
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[49] Design and Analysis of 8T SRAM with Assist Schemes (UDVS) In 45nm CMOS
Chokkakula, Ganesh
Reddy, Satish N.
Devendra, Bhumarapu
Kumar, Satheesh S.
PROCEEDINGS OF 2017 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT ,POWER AND COMPUTING TECHNOLOGIES (ICCPCT), 2017,
[50] Design and analysis of logic circuits based on 8 nm double gate MOSFET
Kundu, Shrabanti
Mandal, Jyotsna Kumar
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2024, 31 (5): : 1057 - 1074

← 1 2 3 4 5 →