Design and Analysis of Tunable Analog Circuit Using Double Gate MOSFET at 45nm CMOS Technology

被引:0
|
作者
Kushwah, Ravindra Singh [1 ]
Akashe, Shyam [2 ]
机构
[1] ITM Univ, Gwalior, MP, India
[2] ITM Univ, Dept Elect Instrumentat, Gwalior, MP, India
关键词
Analog Tunable Circuits; DG MOSFET; Phase; Gain;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we included designing of low power tunable analog circuits using double gate (DG) MOSFET, where the front gate output is changed by control voltage on the back gate. The DG devices can be used to improve the performance and reduce the power dissipation when front gate and back gate both are independently controlled. In this paper, we included the analysis of the analog tunable circuits such as CMOS Amplifier pair, Schmitt Trigger circuit and Operational trans-conductance Amplifier. Gain, phase and output response of analog tunable circuits have been illustrated in the paper. These circuit blocks are used for low-noise high-performance integrated circuits for analog and mixed-signal applications. The simulation results are predicted by Cadence Virtuoso Tool in 45nm complementary metal oxide semiconductor (CMOS) Technology.
引用
收藏
页码:1589 / 1594
页数:6
相关论文
共 50 条
  • [1] Design and Analysis of Leakage Current and Delay for Double Gate MOSFET at 45nm in CMOS Technology
    Manorama
    Shrivastava, Pavan
    Akashe, Shyam
    7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 301 - 306
  • [2] Double-Gate CMOS evaluation for 45nm technology node
    Chiang, MH
    An, JX
    Krivokapic, Z
    Yu, B
    NANOTECH 2003, VOL 2, 2003, : 326 - 329
  • [3] High Performance Digital to Analog Converter Using CMOS 45nm Technology
    Raju, David Solomon Y.
    Shyamala, K.
    Sumalatha, Ch
    Sunilkumar, J.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT 2021), 2021, : 357 - 361
  • [4] Technologies for (sub-) 45nm analog/RF CMOS - circuit design opportunities and challenges
    Decoutere, S.
    Wambacq, P.
    Subramanian, V.
    Borremans, J.
    Mercha, A.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 679 - 686
  • [5] Performance analysis of novel domino XNOR gate in sub 45nm CMOS technology
    1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
  • [6] TCAD analysis of variation in channel doping concentration on 45nm Double-Gate MOSFET parameters
    Ali, Naved
    Dhee, Deepanshu
    Paliwal, Sagar
    Periasamy, C.
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [7] Metal gate technology for 45nm and beyond
    Shibahara, Kentaro
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 105 - 106
  • [8] Analog circuit design based on independently driven double gate MOSfet
    Freitas, P.
    Billiot, G.
    Bequeret, J. B.
    Lapuyade, H.
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 221 - +
  • [9] Advanced CMOS technology beyond 45nm node
    Kawanaka, Shigeru
    Hokazono, Akira
    Yasutake, Nobuaki
    Tatsumura, Kosuke
    Koyama, Masato
    Toyoshima, Yoshiaki
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 164 - +
  • [10] FOREMOST project will integrate 45nm CMOS technology
    不详
    ELECTRONICS WORLD, 2007, 113 (1852): : 6 - 6