A Low Cost Robust Radiation Hardened Flip-Flop Circuit

被引:0
|
作者
Jain, A. [1 ]
Gupta, A. [1 ]
Garg, S. [1 ]
Veggetti, A. [2 ]
Castelnovo, A. [2 ]
Crippa, D. [2 ]
Gerardin, S. [3 ]
Bagatin, M. [3 ]
Cazzaniga, C. [4 ]
机构
[1] STMicroelectronics Pvt Ltd, Greater Noida, India
[2] STMicroelectronics Srl, Agrate Brianza, Italy
[3] Univ Padua, Padua, Italy
[4] Rutherford Appleton Lab, Didcot, Oxon, England
关键词
Soft error; single-event upset; single-event; Flip-flop; sequential logic circuits; SOFT ERRORS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new radiation hardened flip-flop, named low power single-phase clocked rad-hard flip flop, is proposed. The structure is based on robust differential-input latches working on a single-phase clock, which allows a reduction in the number of nodes sensitive to radiation. The proposed structure optimizes area and power and offers better performance, as compared to state-of-the-art techniques. Experimental results from test chip manufactured in a 180-nm BCD technology exposed to heavy ions, neutrons and alpha particles show that the proposed structure significantly reduces single event upsets (SEU).
引用
收藏
页码:494 / 499
页数:6
相关论文
共 50 条
  • [1] A Low-Cost Radiation Hardened Flip-Flop
    Lin, Yang
    Zwolinski, Mark
    Halak, Basel
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [2] Low-Cost Resilient Radiation Hardened Flip-Flop Design
    Xiao, Liyi
    Qi, Chunhua
    Wang, Tianqi
    Li, Hongchen
    Li, Jiaqiang
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 222 - 225
  • [3] A 65 nm Temporally Hardened Flip-Flop Circuit
    Li, Y. -Q.
    Wang, H. -B.
    Liu, Rui
    Chen, Li
    Nofal, Issam
    Chen, Q. -Y.
    He, A. -L.
    Guo, Gang
    Baeg, Sang H.
    Wen, Shi-Jie
    Wong, Richard
    Wu, Qiong
    Chen, Mo
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2016, 63 (06) : 2934 - 2940
  • [4] Design of Radiation Hardened Latch and Flip-Flop with Cost-Effectiveness for Low-Orbit Aerospace Applications
    Aibin Yan
    Aoran Cao
    Zhelong Xu
    Jie Cui
    Tianming Ni
    Patrick Girard
    Xiaoqing Wen
    Journal of Electronic Testing, 2021, 37 : 489 - 502
  • [5] Design of Radiation Hardened Latch and Flip-Flop with Cost-Effectiveness for Low-Orbit Aerospace Applications
    Yan, Aibin
    Cao, Aoran
    Xu, Zhelong
    Cui, Jie
    Ni, Tianming
    Girard, Patrick
    Wen, Xiaoqing
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (04): : 489 - 502
  • [6] An area and power efficient radiation hardened by design flip-flop
    Knudsen, Jonathan E.
    Clark, Lawrence T.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3392 - 3399
  • [7] Design of Radiation Hardened Latch and Flip-Flop with Cost-Effectiveness for Low-Orbit Aerospace Applications
    Yan, Aibin
    Cao, Aoran
    Xu, Zhelong
    Cui, Jie
    Ni, Tianming
    Girard, Patrick
    Wen, Xiaoqing
    Journal of Electronic Testing: Theory and Applications (JETTA), 2021, 37 (04): : 489 - 502
  • [8] PREDICTION OF INTEGRATED FLIP-FLOP CIRCUIT RADIATION VULNERABILITY
    CHANG, WW
    RAYMOND, JP
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1967, NS14 (06) : 223 - &
  • [9] A Low-Overhead Radiation Hardened Flip-Flop Design for Soft Error Detection
    Li, Jie
    Xiao, Li-Yi
    Li, Hong-Chen
    Qi, Chun-Hua
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1175 - 1177
  • [10] TERNARY FLIP-FLOP CIRCUIT
    RATH, SS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 41 - 47