Reduce SW/HW migration efforts by a RTOS in multi-FPGA systems

被引:0
|
作者
Zhou, Bo [1 ]
Chen, Yonghui [1 ]
Qiu, Weidong [1 ]
Chen, Yan [1 ]
Peng, Chenglian [1 ]
机构
[1] Fudan Univ, Dept Comp & Informat Technol, Shanghai 200433, Peoples R China
来源
COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN II | 2006年 / 3865卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The boundary between software and hardware is becoming blurry in modern embedded systems, especially in reconfigurable computing systems. It makes an easy-to-use design space explorer more important than ever for engineers. This paper proposes a RTOS (Real-Time Operating System) to reduce design efforts while migrating functions between software and hardware. The RTOS provides reconfigurable hardware threads with identical API inter-faces and data structures, just like those for software threads. To utilize reconfigurable resources efficiently, the states of threads are controlled and managed by the RTOS. Threads can also be preconfigured according to static DFGs (data flow graphs). Experiments on the Rhealstone benchmark have shown that multi-thread environments provided by the proposed RTOS can extend the scale of traditional operating systems and give designers more freedom to perform design space exploration.
引用
收藏
页码:636 / 645
页数:10
相关论文
共 50 条
  • [1] SHUM-uCOS: A RTOS using multi-task model to reduce migration cost between SW/HW tasks
    Zhou, B
    Qiu, WD
    Chen, Y
    Peng, CL
    PROCEEDINGS OF THE NINTH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2005, : 984 - 989
  • [2] Pin assignment for multi-FPGA systems
    Hauck, S
    Borriello, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (09) : 956 - 964
  • [3] Reconfiguration Management in the Context of RTOS-Based HW/SW Embedded Systems
    Eustache, Yvan
    Diguet, Jean-Philippe
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2008, (01)
  • [4] Mesh routing topologies for multi-FPGA systems
    Hauck, S
    Borriello, G
    Ebeling, C
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (03) : 400 - 408
  • [5] Pharos: a Performance Monitor for Multi-FPGA Systems
    Rafii, Arzhang
    Chow, Paul
    Sun, Welson
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 271 - 271
  • [6] Using Multi-FPGA Systems for ASIC Prototyping
    Melnikova, Olga
    Hahanova, Irina
    Mostovaya, Karina
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2009, : 237 - 239
  • [7] A communication scheduling algorithm for multi-FPGA systems
    Suh, J
    Kang, DI
    Crago, SP
    2000 IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2000, : 299 - 300
  • [8] FPGA implementation of a HW/SW platform for multimedia embedded systems
    A. Ben Atitallah
    P. Kadionik
    N. Masmoudi
    H. Levi
    Design Automation for Embedded Systems, 2008, 12 : 293 - 311
  • [9] FPGA implementation of a HW/SW platform for multimedia embedded systems
    Ben Atitallah, A.
    Kadionik, P.
    Masmoudi, N.
    Levi, H.
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2008, 12 (04) : 293 - 311
  • [10] Design of Hardened Embedded Systems on Multi-FPGA Platforms
    Bolchini, Cristiana
    Sandionigi, Chiara
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 20 (01) : 1 - 26