Analytical Eye-Diagram Model for On-Chip Distortionless Transmission Lines and Its Application to Design Space Exploration

被引：5

作者：

Hashimoto, Masanori ^{[1
]}

Siriporn, Jangsombatsiri ^{[1
]}

Tsuchiya, Akira ^{[2
]}

Zhu, Haikun ^{[3
]}

Cheng, Chung-Kuan ^{[3
]}

机构：

[1] Osaka Univ, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan

[2] Kyoto Univ, Dept Commun & Comp Engn, Kyoto 6068501, Japan

[3] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA

来源：

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES | 2008年 / E91A卷 / 12期

关键词：

eye-diagram; on-chip transmission line; waveform distortion; resistive termination; shunt conductance;

D O I：

10.1093/ietfec/e91-a.12.3474

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a closed-form eye-diagram model for on-chip distortionless transmission lines with intentionally inserted shunt conductance. We derive expressions of eye-opening both in voltage and time, by assuming a piece-wise linear waveform model. The model is experimentally verified with various length, shunt conductance and resistive termination. We also apply the proposed model to design space exploration, and demonstrate that the proposed model helps estimate the optimal shunt conductance and resistive termination according to required signaling length and throughput.

引用

页码：3474 / 3480

页数：7

共 12 条

[1] Nonlinear transmission lines for pulse shaping in silicon [J].

Afshari, E ;

Hajimiri, A .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) :744-752

[2]

Chen HY, 2005, PR IEEE COMP DESIGN, P497

[3] Global signaling over lossy transmission lines [J].

Flynn, MP ;

Kang, JJ .

ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, :985-992

[4]

HASHIMOTO M, 2005, P IEEE 14 TOP M EL P, P79

[5]

HASHIMOTO M, 2004, P EPEP, P311

[6] On-chip transmission line for long global interconnects [J].

Ito, H ;

Inoue, J ;

Gomi, S ;

Sugita, H ;

Okada, K ;

Masu, K .

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :677-680

[7]

KIM J, 2005, P CICC, P617

[8]

Thierauf S.C., 2004, ARTECH MICR

[9] Performance limitation of on-chip global interconnects for high-speed signaling [J].

Tsuchiya, A ;

Hashimoto, M ;

Onodera, H .

IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) :885-891

[10]

TSUCHIYA A, 2005, THESIS KYOTO U

← 1 2 →