Analysis of point heating time in VLSI circuits

被引:0
|
作者
Mikula, S. [1 ]
Kos, A. [1 ]
机构
[1] AGH Univ Sci & Technol, Dept Elect, Krakow, Poland
来源
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年
关键词
temperature; dynamic heating; VLSI systems; point heating time;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents results of a point heating time (PHT) analysis for integrated circuits. The point heating time is a time of temperature rise in any point of a circuit board, which is caused by a heat source freely placed on the chip. Authors present simulation results for calculation of the Point Heating Time for different materials and physical conditions of the integrated circuit. The method for obtaining the Point Heating Time value is presented with approximation of the RC electric model. Simulation results and a comparison with analytical values are presented for two scenarios: an active cooling and a heating of the chip. Analysis of Point Heating Time values based on a geometrical displacement of functional modules, which are equivalent to the heating source, are presented in the last section. PHT values are presented in a comparison with a distance from the heat source. Results are used to approximate polynomial function with a curve fitting method. The polynomal characteristic is going to be used with all asynchronous control of activity modules in the multicore processor model.
引用
收藏
页码:311 / 316
页数:6
相关论文
共 50 条
  • [41] ANALYSIS OF BILATERAL LATCH-UP TRIGGERING IN VLSI CIRCUITS
    HUANG, HS
    CHANG, CY
    HSU, CC
    CHEN, KL
    LIN, JK
    SOLID-STATE ELECTRONICS, 1994, 37 (02) : 380 - 382
  • [42] PROBABILISTIC SIMULATION FOR RELIABILITY-ANALYSIS OF CMOS VLSI CIRCUITS
    NAJM, FN
    BURCH, R
    YANG, P
    HAJJ, IN
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (04) : 439 - 450
  • [43] DESIGN AND ANALYSIS OF NOVEL PARALLEL PREFIX ADDERS FOR VLSI CIRCUITS
    Govindaraj, Prabakaran
    Nallasamy, Shanmugasundaram
    Mylsamy, Mohankumar
    Krishnamoorthy, Sathiyapriya
    SURANAREE JOURNAL OF SCIENCE AND TECHNOLOGY, 2024, 31 (01): : (1 - 8)
  • [44] Experimental analysis of power estimation models of CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 480 - 486
  • [45] An Analytic Formula for Determination of Simulation Runs for Analysis of VLSI Circuits
    Chen, Xinjia
    Bhattacharya, Pradeep
    Walker, Ernest
    Luo, Jiecai
    MICRO- AND NANOTECHNOLOGY SENSORS, SYSTEMS, AND APPLICATIONS II, 2010, 7679
  • [46] CMOS VLSI CIRCUITS OF PIPELINE SECTIONS FOR 32-POINT AND 64-POINT FERMAT NUMBER TRANSFORMERS
    BOURIDANE, A
    PAJAYAKRIT, A
    DLAY, SS
    HOLT, AGJ
    INTEGRATION-THE VLSI JOURNAL, 1989, 8 (01) : 51 - 64
  • [47] Probabilistic Power Analysis Technique for Low Power VLSI Circuits
    Joshi, Vinod Kumar
    2013 8TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2013, : 616 - 621
  • [48] Optoelectronic-VLSI: Photonics integrated with VLSI circuits
    Krishnamoorthy, AV
    Goossen, KW
    IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 1998, 4 (06) : 899 - 912
  • [49] Optoelectronic-VLSI: Photonics integrated with VLSI circuits
    Lucent Technologies, Holmdel, United States
    IEEE J Sel Top Quantum Electron, 6 (899-912):
  • [50] Recursive Implementation of VLSI Circuits
    冯玉琳
    Journal of Computer Science and Technology, 1986, (02) : 72 - 82