Analysis of point heating time in VLSI circuits

被引：0
|
作者：
Mikula, S. [1 ]
Kos, A. [1 ]
机构：
[1] AGH Univ Sci & Technol, Dept Elect, Krakow, Poland
来源：
MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年
关键词：
temperature; dynamic heating; VLSI systems; point heating time;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The paper presents results of a point heating time (PHT) analysis for integrated circuits. The point heating time is a time of temperature rise in any point of a circuit board, which is caused by a heat source freely placed on the chip. Authors present simulation results for calculation of the Point Heating Time for different materials and physical conditions of the integrated circuit. The method for obtaining the Point Heating Time value is presented with approximation of the RC electric model. Simulation results and a comparison with analytical values are presented for two scenarios: an active cooling and a heating of the chip. Analysis of Point Heating Time values based on a geometrical displacement of functional modules, which are equivalent to the heating source, are presented in the last section. PHT values are presented in a comparison with a distance from the heat source. Results are used to approximate polynomial function with a curve fitting method. The polynomal characteristic is going to be used with all asynchronous control of activity modules in the multicore processor model.
引用
收藏
页码：311 / 316
页数：6
相关论文
共 50 条
  • [31] Redesignability analysis of digital VLSI circuits with incomplete implementation information
    Wey, CL
    Khalil, MA
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E147 - E150
  • [32] Electromigration Analysis of VLSI Circuits Using the Finite Element Method
    Thiele, Matthias
    Bigalke, Steve
    Lienig, Jens
    VLSI-SOC: OPPORTUNITIES AND CHALLENGES BEYOND THE INTERNET OF THINGS, 2019, 500 : 133 - 152
  • [33] Thermal modeling, analysis, and management in VLSI circuits: Principles and methods
    Pedram, Massoud
    Nazarian, Shahin
    PROCEEDINGS OF THE IEEE, 2006, 94 (08) : 1487 - 1501
  • [34] INTERNAL MEASUREMENTS FOR FAILURE ANALYSIS AND CHIP VERIFICATION OF VLSI CIRCUITS
    KOLZER, J
    OTTO, J
    REVUE DE PHYSIQUE APPLIQUEE, 1989, 24 (06): : 173 - 173
  • [35] Techniques for transient fault sensitivity analysis and reduction in VLSI circuits
    Maheshwari, A
    Koren, I
    Burleson, W
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 597 - 604
  • [36] Analysis of the contribution of interconnect effects in energy dissipation of VLSI circuits
    Isern, E
    Roca, M
    Moll, F
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 481 - 490
  • [37] AN APPROACH TO THE ANALYSIS AND DETECTION OF CROSSTALK FAULTS IN DIGITAL VLSI CIRCUITS
    RUBIO, A
    ITAZAKI, N
    XU, XO
    KINOSHITA, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) : 387 - 395
  • [38] A simulation program emphasized on DC analysis of VLSI circuits: SAMOC
    Jan, YW
    Starzyk, JA
    1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 174 - 179
  • [39] Gate oxide leakage current analysis and reduction for VLSI circuits
    Lee, D
    Blaauw, D
    Sylvester, D
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 155 - 166
  • [40] Analysis of reliability test results for CMDS LSI and VLSI circuits
    B. P. Petrukhin
    N. A. Shavykin
    Automation and Remote Control, 2011, 72 : 449 - 455
12345