Analysis of point heating time in VLSI circuits

被引：0

作者：

Mikula, S. ^{[1
]}

Kos, A. ^{[1
]}

机构：

[1] AGH Univ Sci & Technol, Dept Elect, Krakow, Poland

来源：

MIXDES 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2008年

关键词：

temperature; dynamic heating; VLSI systems; point heating time;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The paper presents results of a point heating time (PHT) analysis for integrated circuits. The point heating time is a time of temperature rise in any point of a circuit board, which is caused by a heat source freely placed on the chip. Authors present simulation results for calculation of the Point Heating Time for different materials and physical conditions of the integrated circuit. The method for obtaining the Point Heating Time value is presented with approximation of the RC electric model. Simulation results and a comparison with analytical values are presented for two scenarios: an active cooling and a heating of the chip. Analysis of Point Heating Time values based on a geometrical displacement of functional modules, which are equivalent to the heating source, are presented in the last section. PHT values are presented in a comparison with a distance from the heat source. Results are used to approximate polynomial function with a curve fitting method. The polynomal characteristic is going to be used with all asynchronous control of activity modules in the multicore processor model.

引用

页码：311 / 316

页数：6

共 50 条

[1] Analysis of integrated circuits thermal dynamics with point heating time
Mikula, Slawomir
Kos, Andrzej
MICROELECTRONICS JOURNAL, 2011, 42 (01) : 1 - 11
[2] On thermal time constants of VLSI circuits
Kos, A
ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 160 - 169
[3] AREA TIME OPTIMAL VLSI CIRCUITS FOR CONVOLUTION
BAUDET, GM
PREPARATA, FP
VUILLEMIN, JE
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (07) : 684 - 688
[4] TIMING ANALYSIS OF MOS VLSI CIRCUITS
WEI, YP
VLSI SYSTEMS DESIGN, 1987, 8 (09): : 52 - +
[5] Time-domain analysis of nonuniform coupled planar lines in VLSI circuits
Cheldavi, A.
Safavi-Naeini, S.
Kamarei, M.
IEEE Pacific RIM Conference on Communications, Computers, and Signal Processing - Proceedings, 1999, : 169 - 172
[6] SCIENTIFIC COMPUTER SIMULATES VLSI CIRCUITS IN RECORD TIME
GREER, B
ELECTRONIC DESIGN, 1985, 33 (05) : 153 - &
[7] Area-time tradeoffs for universal VLSI circuits
Bhatt, Sandeep N.
Bilardi, Gianfranco
Pucci, Geppino
THEORETICAL COMPUTER SCIENCE, 2008, 408 (2-3) : 143 - 150
[8] Delay analysis of UDSM CMOS VLSI circuits
Samanta, Jagannath
De, Bishnu Prasad
INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 135 - 143
[9] PROBABILISTIC ANALYSIS OF SOFT ERRORS IN VLSI CIRCUITS
BREWSTER, SA
LANG, JH
PROCEEDINGS OF THE 22ND CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 & 2, 1988, : 714 - 719
[10] Scaling analysis of interconnectivity and crosstalk in VLSI circuits
Zheng, LR
Tenhunnen, H
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 124 - 127

← 1 2 3 4 5 →