Placement and Floorplanning in Dynamically Reconfigurable FPGAs

被引:24
作者
Montone, Alessio [1 ]
Santambrogio, Marco D. [2 ]
Sciuto, Donatella [1 ]
Memik, Seda Ogrenci [3 ]
机构
[1] Politecn Milan, Dipartimento Elettron & Informat, I-20133 Milan, Italy
[2] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA
[3] Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL USA
关键词
Algorithms; Design; Performance; Reconfigurable computing; floorplacement; FPGAs; computer-aided design;
D O I
10.1145/1862648.1862654
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The aim of this article is to describe a complete partitioning and floorplanning algorithm tailored for reconfigurable architectures deployable on FPGAs and considering communication infrastructure feasibility. This article proposes a novel approach for resource- and reconfiguration- aware floorplanning. Different from existing approaches, our floorplanning algorithm takes specific physical constraints such as resource distribution and the granularity of reconfiguration possible for a given FPGA device into account. Due to the introduction of constraints typical of other problems like partitioning and placement, the proposed approach is named floorplacer in order to underline the great differences with respect to traditional floorplanners. These physical constraints are typically considered at the later placement stage. Different aspects of the problems have been described, focusing particularly on the FPGAs resource heterogeneity and the temporal dimension typical of reconfigurable systems. Once the problem is introduced a comparison among related works has been provided and their limits have been pointed out. Experimental results proved the validity of the proposed approach.
引用
收藏
页数:34
相关论文
共 23 条
[1]   Unification of partitioning, placement and floorplanning [J].
Adya, SN ;
Chaturvedi, S ;
Roy, JA ;
Papa, DA ;
Markov, IL .
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, :550-557
[2]   Fixed-outline floorplanning: Enabling hierarchical design [J].
Adya, SN ;
Markov, IL .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) :1120-1135
[3]   3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems [J].
Bazargan, K ;
Kastner, R ;
Sarrafzadeh, M .
TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, :38-43
[4]   Two novel approaches to online partial bitstream relocation in a dynamically reconfigurable system [J].
Corbetta, S. ;
Ferrandi, F. ;
Morandi, M. ;
Novati, M. ;
Santambrogio, M. D. ;
Sciuto, D. .
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, :457-+
[5]  
Donato A, 2007, INT FED INFO PROC, V240, P87
[6]   Optimal FPGA module placement with temporal precedence constraints [J].
Fekete, SP ;
Köhler, E ;
Teich, J .
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, :658-665
[7]  
Feng Y., 2006, P IEEE 19 INT C VLSI, V2006, P257
[8]  
Gupta R. K., 1995, COSYNTHESIS HARDWARE
[9]  
IBM Microelectronics, 1999, CORECONNECT TM BUS A
[10]  
Kalte H., 2005, 19 INT PAR DISTR PRO, p151b, DOI DOI 10.1109/IPDPS.2005.380.