共 23 条
[1]
Unification of partitioning, placement and floorplanning
[J].
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS,
2004,
:550-557
[3]
3-D floorplanning: Simulated annealing and greedy placement methods for reconfigurable computing systems
[J].
TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS,
1999,
:38-43
[4]
Two novel approaches to online partial bitstream relocation in a dynamically reconfigurable system
[J].
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES,
2007,
:457-+
[5]
Donato A, 2007, INT FED INFO PROC, V240, P87
[6]
Optimal FPGA module placement with temporal precedence constraints
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS,
2001,
:658-665
[7]
Feng Y., 2006, P IEEE 19 INT C VLSI, V2006, P257
[8]
Gupta R. K., 1995, COSYNTHESIS HARDWARE
[9]
IBM Microelectronics, 1999, CORECONNECT TM BUS A
[10]
Kalte H., 2005, 19 INT PAR DISTR PRO, p151b, DOI DOI 10.1109/IPDPS.2005.380.