A 2-GHz ROM-Less Direct Digital Frequency Synthesizer Based on an Analog Sine-Mapper Circuit

被引：0

作者：

Beheshti, Mahdi ^{[1
]}

Jannesari, Abumoslem ^{[1
]}

机构：

[1] Tarbiat Modares Univ, Fac Elect & Comp Engn, Tehran, Iran

来源：

2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE) | 2016年

关键词：

Direct Digital Frequency Synthesizer; DDFS; ROM-less; Triangle to Sine Converter; TSC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a ROM-less direct digital frequency synthesizer (DDFS) based on an analog-sine-mapping technique with a maximum operating frequency of 2 Gllz. The DDFS with 9 bits of phase resolution and 8 bits of amplitude resolution is capable of producing a minimum spurious-free dynamic range (SFDR) of 42 dBc up to Nyquist frequency at the clock frequency of 2 GHz. The DDFS is designed and simulated under TSMC 0.18-mu m CMOS process. For a 1 VP-P sinusoidal output, the power consumption of the DDFS is 33 mW from a 1.8 V voltage source.

引用

页码：1603 / 1608

页数：6

共 17 条

[1]

Chen GP, 2010, IEEE RAD FREQ INTEGR, P425, DOI 10.1109/RFIC.2010.5477248

[2] Reducing lookup-table size in direct digital frequency synthesizers using optimized multipartite table method [J].

De Caro, Davide ;

Petra, Nicola ;

Strollo, Antonio G. M. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) :2116-2127

[3] TRIANGLE-TO-SINE WAVE CONVERSION WITH MOS TECHNOLOGY [J].

FATTARUSO, JW ;

MEYER, RG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) :623-631

[4] 24-Bit 5.0 GHz Direct Digital Synthesizer RFIC With Direct Digital Modulations in 0.13 μm SiGe BiCMOS Technology [J].

Geng, Xueyang ;

Dai, Fa Foster ;

Irwin, J. David ;

Jaeger, Richard C. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (05) :944-954

[5] An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC With 10-Bit Segmented Sine-Weighted DAC [J].

Geng, Xueyang ;

Dai, Fa Foster ;

Irwin, J. David ;

Jaeger, Richard C. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (02) :300-313

[6] A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROM compression technique [J].

Giuseppe Maria Strollo, Antonio ;

De Caro, Davide ;

Petra, Nicola .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (02) :350-360

[7]

Goldberg B.G., 1996, DIGITAL TECHNIQUES F

[8]

Jun-Hong Weng, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P193, DOI 10.1109/ISLPED.2011.5993635

[9] Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter [J].

Mortezapour, S ;

Lee, EKF .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (10) :1350-1359

[10]

Razavi B., 2005, Design of Analog CMOS Integrated Circuits

← 1 2 →