Analytical Model for Double-Gate Tunneling Field-Effect Transistor (DG-TFET) Using Carrier Concentration Approach

被引：2

作者：

Narang, Rakhi ^{[1
]}

Saxena, Manoj ^{[2
]}

Gupta, R. S. ^{[3
]}

Gupta, Mridula ^{[1
]}

机构：

[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, New Delhi 110021, India

[2] Univ Delhi, Dept Elect, Dean Dayal Upadhyaya Coll, New Delhi 110015, India

[3] Maharaja Agrasen Inst Technol, Dept Elect & Commun Engn, Delhi 110086, India

来源：

JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE | 2013年 / 10卷 / 05期

关键词：

Analytical Model; ATLAS; Band to Band Tunneling (BTBT); Depletion Width; DG-TFET;

D O I：

10.1166/jctn.2013.2829

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

This work presents an analytical model for double gate tunneling field-effect transistor (DG-TFET) based on evaluation of carrier concentration in the channel region following MOS analysis and subsequent use of reverse biased p-n junction analysis to model the energy band diagram, potential and electric field in the tunneling region of an ON state TFET. The tunneling probability and generation rate has been evaluated. The impact of parameters like drain to source voltage (V-ds), gate work function and silicon film thickness has been studied on device characteristics. The analytical results are compared with the simulated results and are in good agreement.

引用

页码：1202 / 1208

页数：7

共 17 条

[1] [Anonymous], ATLAS DEV SIM SOFTW
[2] Pseudo-Two-Dimensional Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions
Bardon, Marie Garcia
Neves, Herc P.
Puers, Robert
Van Hoof, Chris
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (04) : 827 - 834
[3] Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering
Bhuwalka, KK
Schulze, J
Eisele, I
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) : 909 - 917
[4] Generalized scale length for two-dimensional effects in MOSFET's
Frank, DJ
Taur, Y
Wong, HSP
[J]. IEEE ELECTRON DEVICE LETTERS, 1998, 19 (10) : 385 - 387
[5] A vertical MOS-gated Esaki tunneling transistor in silicon
Hansch, W
Fink, C
Schulze, J
Eisele, I
[J]. THIN SOLID FILMS, 2000, 369 (1-2) : 387 - 389
[6] He J, 2005, IEEE C ELEC DEVICES, P247
[7] ZENER TUNNELING IN SEMICONDUCTORS
KANE, EO
[J]. JOURNAL OF PHYSICS AND CHEMISTRY OF SOLIDS, 1959, 12 (02) : 181 - 188
[8] Analysis of static and dynamic performance of short-channel double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors for improved cutoff frequency
Kranti, A
Chung, TN
Raskin, JP
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2340 - 2346
[9] The Tunneling Field Effect Transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes
Nirschl, T
Wang, PF
Weber, C
Sedlmeir, J
Heinrich, R
Kakoschke, R
Schrüfer, K
Holz, J
Pacha, C
Schulz, T
Ostermayr, M
Olbrich, A
Georgakos, G
Ruderer, E
Hansch, W
Schmitt-Landsiedel, D
[J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 195 - 198
[10] SILICON SURFACE TUNNEL TRANSISTOR
REDDICK, WM
AMARATUNGA, GAJ
[J]. APPLIED PHYSICS LETTERS, 1995, 67 (04) : 494 - 496

← 1 2 →