A New Low-cost Approach to Fabricate Silicon Dioxide for Insulator of Through-Silicon-Via

被引:0
作者
Zheng, Shuai [1 ]
Zhang, Junhong [1 ]
Gao, Lanya [1 ]
Zhang, Shanshan [1 ]
Li, Ming [1 ]
机构
[1] Shanghai Jiao Tong Univ, Lab Microelect Mat & Technol, State Key Lab Met Matrix Composites, Sch Mat Sci & Engn, Shanghai 200240, Peoples R China
来源
2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2016年
关键词
three-dimensional packaging (3D packaging); through-silicon via (TSV); porous silicon; silicon dioxide; electrochemical oxidization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon via (TSV) is a critical technology for electrical connection in 3D integration and the formation of insulating layer is one of the most critical steps which directly influence the reliability of TSV package. In this article, silicon dioxide is obtained by a new method based on the formation of the porous silicon (PS). In this experiment, the HF solutions with the concentrations of 2.5wt%, 10wt%, 20wt%, and 25wt% are applied to form porous silicon on P-type Si wafer respectively. The microstructure of PS is characterized by scanning electron microscope (SEM). Because of the thin pore wall and large specific surface area, PS is much easier to be completely oxidized. As a consequence, the oxidizing temperature can be reduced to 600 degrees C in dry oxygen. Moreover, in order to further reduce the oxidizing temperature and the cost, the electrochemical oxidization of PS is also investigated. Then PS is anodized on the voltage of 5.5V at room temperature for thirty minutes, the EDS results indicate that the atomic ratio of Si/O is approximately 0.5 in the whole porous silicon region. That means the porous silicon layer is totally oxidized into silicon dioxide.
引用
收藏
页码:563 / 566
页数:4
相关论文
共 13 条
  • [1] Chang C, 2004, MICROSYST TECHNOL, V10, P97, DOI [10.1007/s00542-003-0313-z, 10.1007/S00542-003-0313-z]
  • [2] Formation of TSV for the stacking of advanced logic devices utilizing bumpless wafer-on-wafer technology
    Diehl, D.
    Kitada, H.
    Maeda, N.
    Fujimoto, K.
    Ramaswami, S.
    Sirajuddin, K.
    Yalamanchili, R.
    Eaton, B.
    Rajagopalan, N.
    Ding, R.
    Patel, S.
    Cao, Z.
    Gage, M.
    Wang, Y.
    Tu, W.
    Kim, S. W.
    Kulzer, R.
    Drucker, I.
    Erickson, D.
    Ritzdorf, T.
    Nakamura, T.
    Ohba, T.
    [J]. MICROELECTRONIC ENGINEERING, 2012, 92 : 3 - 8
  • [3] 3D integration review
    Farooq, Mukta G.
    Iyer, Subramanian S.
    [J]. SCIENCE CHINA-INFORMATION SCIENCES, 2011, 54 (05) : 1012 - 1025
  • [4] Formation and application of porous silicon
    Föll, H
    Christophersen, M
    Carstensen, J
    Hasse, G
    [J]. MATERIALS SCIENCE & ENGINEERING R-REPORTS, 2002, 39 (04) : 93 - 141
  • [5] An overview of through-silicon-via technology and manufacturing challenges
    Gambino, Jeffrey P.
    Adderly, Shawn A.
    Knickerbocker, John U.
    [J]. MICROELECTRONIC ENGINEERING, 2015, 135 : 73 - 106
  • [6] 3D Integration-Present and Future
    Jiang, Tom
    Luo, Shijian
    [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 373 - 378
  • [7] Ming Ji, 2009, 2009 International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP 2009), P60, DOI 10.1109/ICEPT.2009.5270793
  • [8] Philip G., 2008, Handbook of 3D Integration: Technology and Applications of 3D Integrated Circuits
  • [9] Process Integration Considerations for 300 mm TSV Manufacturing
    Ramaswami, Sesh
    Dukovic, John
    Eaton, Brad
    Pamarthy, Sharma
    Bhatnagar, Ajay
    Cao, Zhitao
    Sapre, Kedar
    Wang, Yuchun
    Kumar, Ajay
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (04) : 524 - 528
  • [10] Through silicon via technology - Processes and reliability for wafer-level 3D system integration
    Ramm, P.
    Wolf, M. J.
    Klumpp, A.
    Wieland, R.
    Wunderle, B.
    Michel, B.
    Reichl, H.
    [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 841 - +