共 50 条
- [2] Design and Performance Evaluation of Sub-10 nm Gaussian Doped Junctionless SOI and SELBOX FinFET Silicon, 2021, 13 : 2125 - 2133
- [4] Sub-10 nm Advanced FinFET Design for Different Applications in Various Vdd and Temperature Operation Ranges 2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T108 - T109
- [6] Sub-10 nm silicon FinFET devices on SOI substrate made by block copolymer lithography 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 21 - 23
- [8] CMOS Scaling for sub-90 nm to sub-10 nm 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 30 - 35