3D Wafer Level Compression Molding Process Development For Image Sensor Package

被引:0
作者
Ma, Shuying [1 ]
Li, Mengqiang [1 ]
Xiao, Zhiyi [1 ]
Huang, Xiaohua [1 ]
Yu, Daquan [1 ]
机构
[1] Huatian Technol Kunshan Elect Co Ltd, Kunshan 215300, Peoples R China
来源
2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2017年
关键词
CMOS image sensor; compression molding; ball exposure; de-flash; reliability;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For CMOS image sensors (CIS), automotive application is a very big market. However, it is quite difficult for the package especially WLCSP to pass the automovive reliability requirement. In this paper, a highly reliable wafer level image senor packaging technology using wafer level molding process was reported. Various related materials and process such as die to wafer attach, compression molding, de-flash, laser dicing are investigated. The controlling of the exposure height of the solder balls after molding process is a big challenge since it may have relationship with release film material, molding parameters, ball pitch and ball diameter. Experimental for warpage reduction, chip crack prevention, and residue cleaning on solder ball by de-flash process are carried out. Reliability tests based on JEDEC standard are carried out to study the package reliability. The results show there is no failure for the test samples using present package structure.
引用
收藏
页码:505 / 509
页数:5
相关论文
共 10 条
[1]  
Braun T., 2013, P ECTC
[2]  
Braun T., 2014, P ECTC
[3]  
Braun T., 2015, P ECTC
[4]  
Ikeuchi Takatoshi, 2012, P ECTC
[5]  
Lau J. H., 2015, CHIP SCALE REV, V19, P42
[6]  
Lee CS, 2011, P ECTC
[7]  
Ryu J. M., [No title captured], Patent No. [US 2007/0080418 A1, 20070080418]
[8]  
Takahashi Yoshimi, 2012, T JAPAN I ELECT PACK, V5
[9]  
Yu Daquan, 2017, P ECTC
[10]  
Yu Daquan, 2016, Chinese Patent, Patent No. [201620844520.5, 2016208445205]