Planar junctionless transistor with non-uniform channel doping

被引:59
作者
Mondal, Partha [1 ]
Ghosh, Bahniman [1 ,2 ]
Bal, Punyasloka [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
[2] Univ Texas Austin, Microelect Res Ctr, Austin, TX 78758 USA
关键词
MODEL;
D O I
10.1063/1.4801443
中图分类号
O59 [应用物理学];
学科分类号
摘要
We propose a planar junctionless transistor (JLT) in silicon-on-insulator (SOI) with non-uniform channel doping in vertical direction to improve the ON to OFF drain current ratio. In single gate JLT in SOI, a thin device layer is depleted in the off-state from the top of the layer and the leakage current flows through bottom of the device layer, and the leakage current depends on the device layer thickness. We show that the decrease of doping in vertical direction suppresses the leakage current flowing through the bottom of the device by decreasing conductivity at the bottom of the device layer. (C) 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4801443]
引用
收藏
页数:3
相关论文
共 15 条
  • [1] [Anonymous], 2010, P 34 EUR SOL STAT DE
  • [2] Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors
    Choi, Sung-Jin
    Moon, Dong-Il
    Kim, Sungho
    Duarte, Juan P.
    Choi, Yang-Kyu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) : 125 - 127
  • [3] Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/NNANO.2010.15, 10.1038/nnano.2010.15]
  • [4] Simple Analytical Bulk Current Model for Long-Channel Double-Gate Junctionless Transistors
    Duarte, Juan P.
    Choi, Sung-Jin
    Moon, Dong-Il
    Choi, Yang-Kyu
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (06) : 704 - 706
  • [5] Enhanced Electrostatic Integrity of Short-Channel Junctionless Transistor With High-κ Spacers
    Gundapaneni, Suresh
    Ganguly, Swaroop
    Kottantharayil, Anil
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (10) : 1325 - 1327
  • [6] Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling
    Gundapaneni, Suresh
    Ganguly, Swaroop
    Kottantharayil, Anil
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 261 - 263
  • [7] Low subthreshold slope in junctionless multigate transistors
    Lee, Chi-Woo
    Nazarov, Alexei N.
    Ferain, Isabelle
    Akhavan, Nima Dehdashti
    Yan, Ran
    Razavi, Pedram
    Yu, Ran
    Doria, Rodrigo T.
    Colinge, Jean-Pierre
    [J]. APPLIED PHYSICS LETTERS, 2010, 96 (10)
  • [8] Junctionless multigate field-effect transistor
    Lee, Chi-Woo
    Afzalian, Aryan
    Akhavan, Nima Dehdashti
    Yan, Ran
    Ferain, Isabelle
    Colinge, Jean-Pierre
    [J]. APPLIED PHYSICS LETTERS, 2009, 94 (05)
  • [9] Comparison of Junctionless and Conventional Trigate Transistors With Lg Down to 26 nm
    Rios, R.
    Cappellani, A.
    Armstrong, M.
    Budrevich, A.
    Gomez, H.
    Pai, R.
    Rahhal-orabi, N.
    Kuhn, K.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1170 - 1172
  • [10] Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors
    Sallese, Jean-Michel
    Chevillon, Nicolas
    Lallement, Christophe
    Iniguez, Benjamin
    Pregaldiny, Fabien
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2628 - 2637