The 128-bit block cipher Camellia

被引:0
|
作者
Aoki, K [1 ]
Ichikawa, T
Kanda, M
Matsui, M
Moriai, S
Nakajima, J
Tokita, T
机构
[1] NTT Commun Corp, Tokyo 1008019, Japan
[2] Mitsubishi Electr Corp, Kamakura, Kanagawa 2478501, Japan
[3] NTT Corp, Yokosuka, Kanagawa 2390847, Japan
关键词
block cipher; block cipher design; cryptanalysis; Camellia;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present the new 128-bit block cipher called Camellia. Camellia supports 128-bit block size and 128-, 192- and 256-bit key lengths, i.e. the same interface specifications as the Advanced Encryption Standard (AES). Camellia was carefully designed to withstand all known cryptanalytic attacks and even to have a sufficiently large security leeway. It was also designed to suit both software and hardware implementations and to cover all possible encryption applications that range from low-cost smart cards to high-speed network systems. Compared to the AES finalists, Camellia offers at least comparable encryption speed in software and hardware. An optimized implementation of Camellia in assembly language can encrypt on a Pentium III (1.13 GHz) at the rate of 471 Mbits per second. In addition, a distinguishing feature is its small hardware design. A hardware implementation, which includes encryption, decryption, and the key schedule for 128-bit keys, occupies only 9.66 K gates using a 0.35 mum CMOS ASIC library. This is in the smallest class among all existing 128-bit block ciphers. It perfectly meets the current market requirements in wireless cards, for instance, where low power consumption is essential.
引用
收藏
页码:11 / 24
页数:14
相关论文
共 50 条
  • [1] On the security of the 128-bit block cipher DEAL
    Lucks, S
    FAST SOFTWARE ENCRYPTION, 1999, 1636 : 60 - 70
  • [2] PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA
    Kryjak, Tomasz
    Gorgon, Marek
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 373 - 378
  • [3] WARP : Revisiting GFN for Lightweight 128-Bit Block Cipher
    Banik, Subhadeep
    Bao, Zhenzhen
    Isobe, Takanori
    Kubo, Hiroyasu
    Liu, Fukang
    Minematsu, Kazuhiko
    Sakamoto, Kosei
    Shibata, Nao
    Shigeri, Maki
    SELECTED AREAS IN CRYPTOGRAPHY, 2021, 12804 : 535 - 564
  • [4] E2 - a new 128-bit block cipher
    Kanda, M.
    Moriai, S.
    Aoki, K.
    Ueda, H.
    Takashima, Y.
    Ohta, K.
    Matsumoto, T.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2000, E83-A (01) : 48 - 59
  • [5] E2 -: A new 128-bit block cipher
    Kanda, M
    Moriai, S
    Aoki, K
    Ueda, H
    Takashima, Y
    Ohta, K
    Matsumoto, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (01): : 48 - 59
  • [6] LEA: A 128-Bit Block Cipher for Fast Encryption on Common Processors
    Hong, Deukjo
    Lee, Jung-Keun
    Kim, Dong-Chan
    Kwon, Daesung
    Ryu, Kwon Ho
    Lee, Dong-Geon
    INFORMATION SECURITY APPLICATIONS, WISA 2013, 2014, 8267 : 3 - 27
  • [7] Hardware design and performance estimation of the 128-bit block cipher CRYPTON
    Hong, E
    Chung, JH
    Lim, CH
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 49 - 60
  • [8] Design of a High Throughput 128-bit AES (Rijndael Block Cipher)
    Rahman, Tanzilur
    Pan, Shengyi
    Zhang, Qi
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1217 - 1221
  • [9] Unified hardware architecture for 128-bit block ciphers AES and Camellia
    Satoh, A
    Morioka, S
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 304 - 318
  • [10] Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm
    Yi, Jaeyoung
    Park, Karam
    Park, Joonseok
    Ro, Won W.
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 181 - +