共 50 条
- [2] PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 373 - 378
- [3] WARP : Revisiting GFN for Lightweight 128-Bit Block Cipher SELECTED AREAS IN CRYPTOGRAPHY, 2021, 12804 : 535 - 564
- [5] E2 -: A new 128-bit block cipher IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (01): : 48 - 59
- [6] LEA: A 128-Bit Block Cipher for Fast Encryption on Common Processors INFORMATION SECURITY APPLICATIONS, WISA 2013, 2014, 8267 : 3 - 27
- [7] Hardware design and performance estimation of the 128-bit block cipher CRYPTON CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 49 - 60
- [8] Design of a High Throughput 128-bit AES (Rijndael Block Cipher) INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1217 - 1221
- [9] Unified hardware architecture for 128-bit block ciphers AES and Camellia CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 304 - 318
- [10] Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 181 - +