Comprehensive Thermomechanical Analyses and Validations for Various Cu Column Bumps in fcFBGA

被引:6
作者
Hsieh, Ming-Che [1 ]
Lee, Chien Chen [1 ]
Hung, Li Chiun [1 ]
机构
[1] STATS ChipPAC Taiwan Corp Ltd, Hsinchu 307, Taiwan
来源
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2013年 / 3卷 / 01期
关键词
Cu column bump; flip chip; thermal cycling; thermomechanical analysis; underfill; LEAD; PITCH;
D O I
10.1109/TCPMT.2012.2226461
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Since the employment of copper (Cu) column bump (with lead-free solder cap) interconnect offers flexibility in the aspect ratio, increases the I/O density, and provides the characteristic of fine-pitch bumps in flip-chip technology (less than 150 mu m bump pitch), a significant amount of research on Cu column bumps in flip-chip packages has been carried out in recent years. For the implementations of Cu column bumps, the architectures of bump-on-capture (BOC) pad with solder bump on pre-solder and bump-on-lead (BOL) with solder bump on Cu trace are usually adopted in flip-chip packages. For the purpose of realizing the mechanical behaviors for fcFBGA (flip-chip fine-pitch ball grid array) with lead-free (LF) bump, Cu column bump, and Cu column bump without (w/o) LF solder cap (Cu column w/o solder cap), this paper presents 3-D finite element analysis (FEA) and compare their warpage and stress responses. The experimental coplanarity measurements for these three types of bumps in fcFBGA are carried out to validate the FEA results. Moreover, the reliability assessment for the underfill selection is further validated with an FEA study. Through validation and simulation, it is observed that the use of an LF bump was better at preventing extreme low-k (ELK) failure and aluminum (Al) pad/underbump metallurgy (UBM) delamination, while the use of Cu column bump with and without a solder cap can avoid pre-solder crack failure. In addition, because the packaging geometry and material always play important roles in determining mechanical behaviors, identifying the most significant factors that affect the stress and warpage responses is useful if stress and warpage reductions in fcFBGA are required. In order to gain the essential factors in fcFBGA, systematic simulation studies for LF bump, Cu column bump, and BOL are illustrated. The impact levels for the top significant factors that influence the ELK, UBM, and bump stresses as well as the warpage are obtained through systematic simulation studies. Several suggestions for reducing warpage and the critical stresses in fcFBGA with Cu column bumps are recommended. The results show that the stresses in ELK, UBM, and bump in the BOL structure are smaller than those in a BOC structure, demonstrating that the BOL structure provides a reliable fcFBGA package without any ELK damage, UBM delamination, or bump crack issues. The perpendicular BOL orientation in the corner bump area also prevents damage that can be caused by a Cu trace or LF bump. It is believed that the proposed results will provide design guidelines to enhance package reliability and reduce the package cost during the development stage.
引用
收藏
页码:61 / 70
页数:10
相关论文
共 21 条
[1]   Reliability of Fine-Pitch Flip-Chip Packages [J].
Banijamali, Bahareh ;
Mohammed, Ilyas ;
Savalia, Piyush .
2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, :293-300
[2]   Design and Optimization of Bump Structures of Large Die Fine Pitch Copper/Low-k FCBGA and Copper Post Interconnections [J].
Biswas, Kalyan ;
Liu, Shiguo ;
Zhang, Xiaowu ;
Chai, T. C. .
EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, :429-+
[3]  
Chen K. M., 2009, 2009 4th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), P730, DOI 10.1109/IMPACT.2009.5382291
[4]   Copper pillar bump design optimization for lead free flip-chip packaging [J].
Chen, K. M. ;
Lin, T. S. .
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2010, 21 (03) :278-284
[5]  
Chow S.G., 2010, P INT MICR PACK SOC, P1
[6]   Intermetallic Formation of Copper Pillar With Sn-Ag-Cu for Flip-Chip-On-Module Packaging [J].
Huang, Mark ;
Yeow, Ong Gee ;
Poo, Chia Yong ;
Jiang, Tom .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2008, 31 (04) :767-775
[7]  
Jhou J., 2010, Proceedings of the 5th International Microsystems Packaging Assembly and Circuits Technology Conference (IMPACT), P1
[8]  
Jiang A. L. X., 2006, P 2 IEEE ASME INT C, P1
[9]  
Keighler A., 2006, Semiconductor Manufacturing, V7, P38
[10]   Modeling and analysis of 96.SSn-3.SAg lead-free solder joints of wafer level chip scale package on buildup microvia printed circuit board [J].
Lau, JH ;
Lee, SWR .
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01) :51-58