Compact modeling of subthreshold swing in double gate and nanowire MOSFETs, for Si and GaAs channel materials

被引:2
作者
Hiblot, G. [1 ,2 ]
Rafhay, Q. [2 ]
Boeuf, F. [1 ]
Ghibaudo, G. [2 ]
机构
[1] STMicroelectronics, F-38926 Crolles, France
[2] Minatec INPG, IMEP LAHC, F-38016 Grenoble, France
关键词
Nanowire; Double gate; Compact modeling; Subthreshold swing; Density-Gradient; III-V; THRESHOLD VOLTAGE MODEL; PUNCHTHROUGH; INVERSION;
D O I
10.1016/j.sse.2015.06.008
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, an analytical model for the subthreshold swing of double gate and cylindrical nanowire MOSFETs is proposed. Using the Voltage Doping Transform, it is shown that a one-dimensional potential model is sufficient to obtain a high accuracy, provided that an effective oxide thickness is used. The validity of this model is then confirmed with TCAD simulations. Finally, the impact of quantum effects is discussed. Based on Density-Gradient simulations of Si and GaAs MOSFETs, it is shown that the model is still valid when quantum effects are accounted for. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:188 / 195
页数:8
相关论文
共 38 条
[1]   Scaling projections for Sb-based p-channel FETs [J].
Ancona, M. G. ;
Bennett, B. R. ;
Boos, J. B. .
SOLID-STATE ELECTRONICS, 2010, 54 (11) :1349-1358
[2]   QUANTUM CORRECTION TO THE EQUATION OF STATE OF AN ELECTRON-GAS IN A SEMICONDUCTOR [J].
ANCONA, MG ;
IAFRATE, GJ .
PHYSICAL REVIEW B, 1989, 39 (13) :9536-9540
[3]  
[Anonymous], J APPL PHYS
[4]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[5]   DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].
BALESTRA, F ;
CRISTOLOVEANU, S ;
BENACHIR, M ;
BRINI, J ;
ELEWA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412
[6]   A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs [J].
Chen, Q ;
Agrawal, B ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :1086-1090
[7]   A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs [J].
Chen, QA ;
Harrell, EM ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1631-1637
[8]   A new analytical threshold voltage model for symmetrical double-gate MOSFETs with high-k gate dielectrics [J].
Chiang, T. K. ;
Chen, M. L. .
SOLID-STATE ELECTRONICS, 2007, 51 (03) :387-393
[9]  
Dutta T, 2013, INT CONF ULTI INTEGR, P69, DOI 10.1109/ULIS.2013.6523493
[10]  
Dutta T., 2012, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS), P25, DOI 10.1109/ULIS.2012.6193348