A 0.8-1.3V 16-channel 2.5Gb/s high-speed serial transceiver in a 90mm standard CMOS process

被引:0
|
作者
Doi, Y [1 ]
Masaki, S [1 ]
Chiba, T [1 ]
Higashi, H [1 ]
Yamaguchi, H [1 ]
Takauchi, H [1 ]
Ishida, H [1 ]
Gotoh, K [1 ]
Ogawa, J [1 ]
Tamura, H [1 ]
机构
[1] Fujitsu Labs Ltd, Nakahara Ku, Kawasaki, Kanagawa 2118588, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe a 16-channel 2.5Gb/s high-speed transceiver that operates off a single supply voltage ranging from 0.8V to 1.3V. We fabricated the transceiver in a 90nm standard CMOS, using CMOS full-swing circuits except for a limited number of speed- and timing-critical circuits that were implemented in reduced-swing circuit topologies. The reduced-swing circuits were the last-stage 2:1 selector of the multiplexer, transmitter output stage, the decision latches, phase interpolators and delay cells in the VCOs. At a supply voltage of 0.8V, the power consumption of 16-channel transceiver is 362mW, i.e., 23mW per transceiver channel.
引用
收藏
页码:131 / 134
页数:4
相关论文
共 6 条
  • [1] A sub-1V CMOS 2.5Gb/s serial link transceiver using 2X oversampling
    Hung, Chih-Chien
    Chiang, Ming-Cheng
    Lee, An-Ming
    Lee, Sheng-Chou
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 37 - 40
  • [2] A high-speed low-noise 16-channel CSA with automatic leakage compensation in 0.35-μm CMOS process for APD-based PET detectors
    Oo, K. T. Z.
    Mandelli, E.
    Moses, W. W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (03) : 444 - 453
  • [3] An 0.5V, 0.91pJ/bit, 1.1Gb/s/ch Transceiver in 65nm CMOS for High-Speed Wireless Proximity Interface
    Matsubara, Takeshi
    Hayashi, Isamu
    Johari, Abul Hasan
    Kumaki, Satoshi
    Kohira, Kaoru
    Kuroda, Tadahiro
    Ishikuro, Hiroki
    2011 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2011, : 74 - 77
  • [4] An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-VDD CMOS/SIMOX Techniques
    Shibata, Nobutaro
    Ohtomo, Yusuke
    Nishisaka, Mika
    Sato, Yasuhiro
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (06) : 1089 - 1102
  • [5] A 38mW 40Gb/s 4-Lane Tri-Band PAM-4 / 16-QAM Transceiver in 28nm CMOS for High-Speed Memory Interface
    Cho, Wei-Han
    Li, Yilei
    Du, Yuan
    Wong, Chien-Heng
    Du, Jieqiong
    Huang, Po-Tsang
    Lee, Sheau Jiung
    Chen, Huan-Neng
    Jou, Chewn-Pu
    Hsueh, Fu-Lung
    Chang, Mau-Chung Frank
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 184 - +
  • [6] Novel 2.7 pJ/bit, Low Supply, Power Efficient, Wide-Range 2.5-6 Gb/s Transmitter for 4-Channel High-Speed Serial Transmit Port (HSSTP) in 28nm FD-SOI Technology
    Vashishtha, Sameer
    Singh, Prashant Kumar
    Rizvi, Mohd.
    Garg, Paras
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,