The development of an atom chip with through silicon vias for an ultra-high-vacuum cell

被引:13
作者
Chuang, Ho-Chiao [1 ]
Li, Hsiang-Fu [1 ]
Lin, Yun-Siang [1 ]
Lin, Yu-Hsin [2 ]
Huang, Chi-Sheng [3 ]
机构
[1] Natl Taipei Univ Technol, Dept Mech Engn, Taipei 10608, Taiwan
[2] Natl Appl Res Labs, Instrument Technol Res Ctr, Nano MEMS Shop, Hsinchu 30076, Taiwan
[3] Natl Appl Res Labs, Instrument Technol Res Ctr, Hsinchu 30076, Taiwan
关键词
BOSE-EINSTEIN CONDENSATION;
D O I
10.1088/0960-1317/23/8/085004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the development, fabrication and examination of an atom chip through silicon vias (TSV), which is anodically bonded with a Pyrex glass cell to form an ultra-high-vacuum system for the application of Bose-Einstein condensation (BEC) experiments. The silicon via is etched by the inductively coupled plasma reactive ion etch and filled by copper plating technology. The metal wires on both sides of the atom chips are patterned by the lithography process. Three different sizes of TSV are made and tested by continuously applying a maximum current of 17 A under the vacuum (70 Torr) and in air. In addition, after the thermal cycling of an anodic bonding process (requested at 350 degrees C) and a high electric field of 1000 V m(-1), the TSV on atom chips can still hold the ultra-high vacuum (UHV). The conductive and vacuum yields of the TSV improved from 50% to 100% and from 75% to 81.25%, respectively after the modification of the fabrication process. Finally, the UHV test of TSV on atom chips at room temperature can be reached at 8 x 10(-10) Torr, thus satisfying the requirements of atomic physics experiments under the UHV environment.
引用
收藏
页数:11
相关论文
共 12 条
[1]   OBSERVATION OF BOSE-EINSTEIN CONDENSATION IN A DILUTE ATOMIC VAPOR [J].
ANDERSON, MH ;
ENSHER, JR ;
MATTHEWS, MR ;
WIEMAN, CE ;
CORNELL, EA .
SCIENCE, 1995, 269 (5221) :198-201
[2]   Design, microfabrication and characterization of planarized multilayer atom chips with enhanced heat dissipation [J].
Chuang, Ho-Chiao ;
Weng, Chung-Wen ;
Li, Hsiang-Fu .
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (12)
[3]   The fabrication of through-wafer interconnects in silicon substrates for ultra-high-vacuum atom-optics cells [J].
Chuang, Ho-Chiao ;
Anderson, Dana Z. ;
Bright, Victor M. .
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (04)
[4]  
Dixit P, 2003, SURFACE COATINGS TEC, V173, P285
[5]   Study of surface treatment processes for improvement in the wettability of silicon-based materials used in high aspect ratio through-via copper electroplating [J].
Dixit, Pradeep ;
Chen, Xiaofeng ;
Miao, Jianmin ;
Divakaran, Sheeja ;
Preisser, Robert .
APPLIED SURFACE SCIENCE, 2007, 253 (21) :8637-8646
[6]   Filling mechanism in microvia metallization by copper electroplating [J].
Dow, Wei-Ping ;
Yen, Ming-Yao ;
Liao, Sian-Zong ;
Chiu, Yong-Da ;
Huang, Hsiao-Chun .
ELECTROCHIMICA ACTA, 2008, 53 (28) :8228-8237
[7]   Atom-chip Bose-Einstein condensation in a portable vacuum cell -: art. no. 053606 [J].
Du, SW ;
Squires, MB ;
Imai, Y ;
Czaia, L ;
Saravanan, RA ;
Bright, V ;
Reichel, J ;
Hänsch, TW ;
Anderson, DZ .
PHYSICAL REVIEW A, 2004, 70 (05) :053606-1
[8]   Guiding neutral atoms around curves with lithographically patterned current-carrying wires [J].
Müller, D ;
Anderson, DZ ;
Grow, RJ ;
Schwindt, PDD ;
Cornell, EA .
PHYSICAL REVIEW LETTERS, 1999, 83 (25) :5194-5197
[9]   Through-wafer copper electroplating for three-dimensional interconnects [J].
Nguyen, NT ;
Boellaard, E ;
Pham, NP ;
Kutchoukov, VG ;
Craciun, G ;
Sarro, PM .
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2002, 12 (04) :395-399
[10]   Bose-Einstein condensation in a surface microtrap [J].
Ott, H ;
Fortagh, J ;
Schlotterbeck, G ;
Grossmann, A ;
Zimmermann, C .
PHYSICAL REVIEW LETTERS, 2001, 87 (23) :230401-1