A 0.65V Embedded SDRAM with Smart Boosting and Power Management in a 45nm CMOS Technology

被引：0

作者：

Pyo, Suk-Soo ^{[1
]}

Kim, Jun-Sung ^{[1
]}

Kim, Jung-Han ^{[1
]}

Jung, Hyun-Taek ^{[1
]}

Song, Tae-Joong ^{[1
]}

Lee, Cheol-Ha ^{[1
]}

Kim, Gyu-Hong ^{[1
]}

Lee, Young-Keun ^{[1
]}

Kim, Kee-Sup ^{[1
]}

机构：

[1] Samsung Elect, Design Technol, Syst LSI, Yongin, South Korea

来源：

2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, an embedded SDRAM (eSDRAM) with smart boosting and power management (SB-PM) scheme for low power operation has been designed. SB-PM scheme decreases 40.3% of dynamic power and 69.1% of standby power consumption with ECC compared with the conventional scheme. A 266-Mb eSDRAM with SB-PM scheme is designed in a 45-nm CMOS technology showing 51.2-mW dynamic power and 2.05mW standby power consumption at VDD=0.65V and 85 degrees C.

引用

页数：4

共 50 条

[41] eSiGe global and micro loading effect study in high performance 45nm CMOS technology
He, Yonggen
Tu, Huojin
Lin, Jing
Song, Hualong
Wang, Jun
Ma, Guiyin
Xu, Weizhong
Ye, Bin
Yu, Tzuchiang
Wu, Jingang
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 731 - 736
[42] Design of UWB LNA in 45nm CMOS technology: Planar bulk vs. FinFET
Ponton, D.
Palestri, P.
Esseni, D.
Selmi, L.
Tiebout, M.
Parvais, B.
Knoblinger, G.
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2701 - +
[43] Design and Analysis of Leakage Current and Delay for Double Gate MOSFET at 45nm in CMOS Technology
Manorama
Shrivastava, Pavan
Akashe, Shyam
7TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO 2013), 2013, : 301 - 306
[44] Device Oriented Statistical Modeling Method for Process Variability in 45nm Analog CMOS Technology
Ajayan, K. R.
Bhat, Navakanta
16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
[45] A Robust to PVT Fully-Differential Amplifier in 45nm SOI-CMOS Technology
Amaya, Andres
Villota, Francisco
Espinosa, Guillermo
2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
[46] A Low Power Low-Pass Fourth-Order Filter for WiMAX/LTE Receiver in CMOS 45nm Technology
Niar, Vida Orduee
Fatin, Gholamreza Zare
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (03)
[47] High Efficiency Multi-Mode Outphasing RF Power Amplifier in 45nm CMOS
Banerjee, Aritra
Ding, Lei
Hezar, Rahmi
ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 168 - 171
[48] A Low power High speed Envelope detector for Serial data systems in 45nm CMOS
Seth, Sumantra
Thinakaran, Rajavelu
Chakravarty, Sujoy
Sinha, Vikas
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 49 - 52
[49] An Ultra-low Power Thermo-Electric Harvester in 45nm CMOS Process
Salvador, Anela L.
Sangalang, Ralph Gerard B.
2021 IEEE REGION 10 SYMPOSIUM (TENSYMP), 2021,
[50] 45nm CMOS - Silicon Photonics Monolithic Technology (45CLO) for next-generation, low power and high speed optical interconnects
Rakowski, Michal
Meagher, Colleen
Nummy, Karen
Aboketaf, Abdelsalam
Ayala, Javier
Bian, Yusheng
Harris, Brendan
Mclean, Kate
McStay, Kevin
Sahin, Asli
Medina, Louis
Peng, Bo
Sowinski, Zoey
Stricker, Andy
Houghton, Thomas
Hedges, Crystal
Giewont, Ken
Jacob, Ajey
Letavic, Ted
Riggs, Dave
Yu, Anthony
Pellerin, John
2020 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2020,

← 1 2 3 4 5 →