A 0.65V Embedded SDRAM with Smart Boosting and Power Management in a 45nm CMOS Technology

被引：0

作者：

Pyo, Suk-Soo ^{[1
]}

Kim, Jun-Sung ^{[1
]}

Kim, Jung-Han ^{[1
]}

Jung, Hyun-Taek ^{[1
]}

Song, Tae-Joong ^{[1
]}

Lee, Cheol-Ha ^{[1
]}

Kim, Gyu-Hong ^{[1
]}

Lee, Young-Keun ^{[1
]}

Kim, Kee-Sup ^{[1
]}

机构：

[1] Samsung Elect, Design Technol, Syst LSI, Yongin, South Korea

来源：

2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, an embedded SDRAM (eSDRAM) with smart boosting and power management (SB-PM) scheme for low power operation has been designed. SB-PM scheme decreases 40.3% of dynamic power and 69.1% of standby power consumption with ECC compared with the conventional scheme. A 266-Mb eSDRAM with SB-PM scheme is designed in a 45-nm CMOS technology showing 51.2-mW dynamic power and 2.05mW standby power consumption at VDD=0.65V and 85 degrees C.

引用

页数：4

共 50 条

[31] High performance transistors featured in an aggressively scaled 45nm bulk CMOS technology
Luo, Z.
Rovedo, N.
Ong, S.
Phoong, B.
Eller, M.
Utomo, H.
Ryou, C.
Wang, H.
Stierstorfer, R.
Clevenger, L.
Kim, S.
Toomey, J.
Sciacca, D.
Li, J.
Wille, W.
Zhaol, L.
Teo, L.
Dyer, T.
Fang, S.
Yan, J.
Kwon, O.
Kwon, O.
Park, D.
Holt, J.
Han, J.
Chan, V.
Yuan, J.
Kebede, T.
Lee, H.
Kim, S.
Lee, S.
Vayshenker, A.
Yang, Z.
Tian, C.
Ng, H.
Shang, H.
Hierlemann, M.
Ku, J.
Sudijonol, J.
Ieong, M.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 16 - +
[32] Performance analysis of novel domino XNOR gate in sub 45nm CMOS technology
1600, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
[33] A 45nm CMOS 0.35V-Optimized Standard Cell Library for Ultra-Low Power Applications
Abouzeid, Fady
Clerc, Sylvain
Firmin, Fabian
Renaudin, Marc
Sicard, Gilles
ISLPED 09, 2009, : 225 - 230
[34] 45nm low-power CMOS SoC technology with aggressive reduction of random variation for SRAM and analog transistors
Ekbote, S.
Benaissa, K.
Obradovic, B.
Liu, S.
Shichijo, H.
Hou, F.
Blythe, T.
Houston, T. W.
Martin, S.
Taylor, R.
Singh, A.
Yang, R.
Baldwin, G.
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 125 - 126
[35] Effect of MT and VT CMOS, On Transmission gate Logic for Low Power 4:1 MUX in 45nm Technology
Mishra, Meenakshi
Akashe, Shyam
Babu, Shyam
PROCEEDINGS OF SEVENTH INTERNATIONAL CONFERENCE ON BIO-INSPIRED COMPUTING: THEORIES AND APPLICATIONS (BIC-TA 2012), VOL 2, 2013, 202 : 139 - 150
[36] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
Yadav, Ashish Kumar
Shrivatava, Bhavana P.
Dadoriya, Ajay Kumar
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
[37] Estimation of power reduction by on-chip transmission line for 45nm technology
Okada, Kenichi
Uezono, Takumi
Masu, Kazuya
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 181 - 190
[38] Radiation Tolerant MESFET-CMOS Low Dropout Linear Regulator for Integrated Power Management at the 45nm Node
Thornton, Trevor J.
Lepkowski, William
Wilk, Seth J.
Goryll, Michael
Chen, Bo
Kam, Jason
Bakkaloglu, Bertan
Holbert, Keith
2013 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2013,
[39] Fan-out range for minimum Crowbar current in Digital CMOS in 45nm Technology
Datta, Krishanu
Bhattacharya, Sayan
Langal, Soumyajit
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 227 - 230
[40] A 4.2GS/s 4-bit ADC in 45nm CMOS Technology
Kumar, Manoj
Varshney, Saloni
2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 24 - 28

← 1 2 3 4 5 →