A 0.65V Embedded SDRAM with Smart Boosting and Power Management in a 45nm CMOS Technology

被引：0

作者：

Pyo, Suk-Soo ^{[1
]}

Kim, Jun-Sung ^{[1
]}

Kim, Jung-Han ^{[1
]}

Jung, Hyun-Taek ^{[1
]}

Song, Tae-Joong ^{[1
]}

Lee, Cheol-Ha ^{[1
]}

Kim, Gyu-Hong ^{[1
]}

Lee, Young-Keun ^{[1
]}

Kim, Kee-Sup ^{[1
]}

机构：

[1] Samsung Elect, Design Technol, Syst LSI, Yongin, South Korea

来源：

2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, an embedded SDRAM (eSDRAM) with smart boosting and power management (SB-PM) scheme for low power operation has been designed. SB-PM scheme decreases 40.3% of dynamic power and 69.1% of standby power consumption with ECC compared with the conventional scheme. A 266-Mb eSDRAM with SB-PM scheme is designed in a 45-nm CMOS technology showing 51.2-mW dynamic power and 2.05mW standby power consumption at VDD=0.65V and 85 degrees C.

引用

页数：4

共 50 条

[1] RF Modeling of 45nm Low-Power CMOS Technology
Wang, Jing
Li, Hongmei
Pan, Li-Hong
Gogineni, Usha
Groves, Robert
Jagannathan, Basanth
Na, Myung-Hee
Tonti, William
Wachnik, Richard
NANOTECH CONFERENCE & EXPO 2009, VOL 3, TECHNICAL PROCEEDINGS: NANOTECHNOLOGY 2009: BIOFUELS, RENEWABLE ENERGY, COATINGS FLUIDICS AND COMPACT MODELING, 2009, : 628 - +
[2] 45nm CMOS platform technology (CMOS6) with high density embedded memories
Iwai, M
Oishi, A
Sanuki, T
Takegawa, Y
Komoda, T
Morimasa, Y
Ishimaru, K
Takayanagi, M
Eguchi, K
Matsushita, D
Muraoka, K
Sunouchi, K
Noguchi, T
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 12 - 13
[3] Management of power and performance with stress memorization technique for 45nm CMOS
Eiho, A.
Sanuki, T.
Morifuji, E.
Iwamoto, T.
Sudo, G.
Fukasaku, K.
Ota, K.
Sawada, T.
Fuji, O.
Nii, H.
Togo, M.
Ohno, K.
Yoshida, K.
Tsuda, H.
Ito, T.
Shiozaki, Y.
Fuji, N.
Yamazaki, H.
Nakazawa, M.
Iwasa, S.
Muramatsu, S.
Nagaoka, K.
Iwai, M.
Ikeda, M.
Saito, M.
Naruse, H.
Enomoto, Y.
Kitano
Yamada, S.
Imai, K.
Nagashima, N.
Kuwata, T.
Matsuoka, F.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 218 - +
[4] CMOS Level Shifters for Low Power Applications using 45nm Technology
Swaroop, S.
Ravindra, K. S.
2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 867 - 872
[5] Advanced CMOS technology beyond 45nm node
Kawanaka, Shigeru
Hokazono, Akira
Yasutake, Nobuaki
Tatsumura, Kosuke
Koyama, Masato
Toyoshima, Yoshiaki
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 164 - +
[6] Millimeter-Wave Power Amplifiers in 45nm CMOS SOI Technology
Chen, Jing-Hwa
Helmi, Sultan R.
Mohammadi, Saeed
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[7] FOREMOST project will integrate 45nm CMOS technology
不详
ELECTRONICS WORLD, 2007, 113 (1852): : 6 - 6
[8] A novel current reference in 45nm cmos technology
Nagulapalli, R.
Hayatleh, K.
Barker, S.
Zourob, S.
Venkatareddy, A.
PROCEEDINGS OF THE 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES (ICECCT), 2017,
[9] A Reliable 5G Stacked Power Amplifier in 45nm CMOS Technology
Ma, Zhize
Mohammadi, Saeed
2023 IEEE TOPICAL CONFERENCE ON RF/MICROWAVE POWER AMPLIFIERS FOR RADIO AND WIRELESS APPLICATIONS, 2023, : 36 - 38
[10] An Integrated Reconfigurable Tuner in 45nm CMOS SOI Technology
Jou, Alice Yi-Szu
Liu, Chen
Mohammadi, Saeed
2015 IEEE 15TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2015, : 67 - 69

← 1 2 3 4 5 →