共 50 条
- [41] Design of Low-Power Multiplierless Linear-Phase FIR Filters IEEE ACCESS, 2017, 5 : 23466 - 23472
- [42] Performance Analysis of 1 bit Full Adder Using GDI Logic 2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
- [45] Low Power Gate Diffusion Input Full Adder using Floating Body 18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 337 - 338
- [46] A low-power bootstrapped CMOS full adder 2005 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING (ICEEE), 2005, : 243 - 246
- [47] Design of Adder and Binary Multiplier in QCA using Coplanar Technique PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
- [48] Efficient Design of Reversible Adder and Multiplier Using Peres Gates APPLIED SCIENCES-BASEL, 2024, 14 (20):
- [49] Comparison of Ultra Low Power Full Adder Cells in 22 nm FDSOI Technology 2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2018,
- [50] Implementation of Full Adder Cells for Ultra Low Power Energy Efficient Computing Applications 2ND INTERNATIONAL CONFERENCE ON SUSTAINABLE COMPUTING AND SMART SYSTEMS, ICSCSS 2024, 2024, : 53 - 58