High performance GPU-based parity computing scheduler in storage applications

被引:7
作者
Pirahandeh, Mehdi [1 ]
Kim, Deok-Hwan [1 ]
机构
[1] Inha Univ, Dept Elect Engn, 253 Yonghyun Dong, Inchon 402751, South Korea
基金
新加坡国家研究基金会;
关键词
storage applications; graphics processing unit(GPU); parallel computing; fault tolerance; erasure codes; ERASURE CODES;
D O I
10.1002/cpe.3889
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
This paper proposes a high-performance graphics processing unit (GPU)-based parity computing scheduler, which we call GPU-redundant array of inexpensive disks (RAID), to reduce the encoding and decoding time for storage applications. The proposed GPU-RAID differs from existing RAID in that it performs additional pairwise-parallel XOR operations between data code words in each data stripe by applying divide-and-conquer approach using extra reserved space and it also increases parallelism by processing multiple strips in parallel using multiple GPU threads. And so the proposed GPU-RAID pipelines data blocks into solid-state disks and parity blocks into hard disk drives at the target server. The proposed algorithm decreases the span complexity of the parity computation schedule to O(log(2)nw) where n is the number of disks and w is the number of code words in a block, and it can be applied to various types of erasure codes. Experimental results show that the proposed storage application (SA1) improves average encoding performance by 63%, and 41%, and average decoding performance by 58%, and 38%, compared with traditional storage applications GPUStore (SA3) and Gibraltar RAID(SA2), respectively. Copyright (C) 2016 John Wiley & Sons, Ltd.
引用
收藏
页数:16
相关论文
共 17 条
[1]  
Anvin PH, MATH RAID 6
[2]  
Blaum M., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P245, DOI 10.1109/ISCA.1994.288145
[3]  
Curry M., 2008, P 2008 3 PET DAT STO, P1
[4]  
Curry ML, 2008, 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, P1981
[5]   Gibraltar: A Reed-Solomon Coding Library for Storage Applications on Programmable Graphics Processors [J].
Curry, Matthew L. ;
Skjellum, Anthony ;
Ward, H. Lee ;
Brightwell, Ron .
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2011, 23 (18) :2477-2495
[6]  
DOUGLASS BP, 1998, DEV EFFICIENT OBJECT
[7]  
Khasymski A., 2012, 2012 IEEE 20th International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS), P469, DOI 10.1109/MASCOTS.2012.59
[8]  
Luitjens J., 2014, FASTER PARALLEL REDU
[9]  
Pirahandeh M., 2015, LECT NOTES ELECT ENG, P705, DOI DOI 10.1007/978-3-662-45402-2_99
[10]  
Pirahandeh M., 2012, ITC CSCC, P81