共 7 条
[1]
BASTOS J, 1996, IEEE INT C MICR TEST, V9, P17
[2]
Glasser L. A., 1985, DESIGN ANAL VLSI CIR
[4]
Performance analysis of high-speed MOS transistors with different layout styles
[J].
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS,
2005,
:3688-3691
[7]
LAYOUT COMPARISON OF MOSFETS WITH LARGE W/L RATIOS
[J].
ELECTRONICS LETTERS,
1992, 28 (25)
:2327-2329