A Universal Core Model for Multiple-Gate Field-Effect Transistors. Part II: Drain Current Model

被引:36
作者
Duarte, Juan Pablo [1 ]
Choi, Sung-Jin [1 ]
Moon, Dong-Il [1 ]
Ahn, Jae-Hyuk [1 ]
Kim, Jee-Yeon [1 ]
Kim, Sungho [1 ]
Choi, Yang-Kyu [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea
关键词
Compact modeling; cylindrical gate-all-around (Cy-GAA) field-effect transistor (FET); double-gate (DG) FET; FinFET; multiple-gate FET (Mug-FET); Pao-Sah's integral; Poisson's equation; rectangular gate-all-around (Re-GAA) FET; semiconductor device modeling; single-gate (SG) FET; triple-gate (TG) FET; COMPACT MODEL; MOSFETS; CHANNEL;
D O I
10.1109/TED.2012.2233863
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A universal drain current model for multiple-gate field-effect transistors (FETs) (Mug-FETs) is proposed. In Part I, a universal charge model was derived using the arbitrary potential method. Using this charge model, Pao-Sah's integral is analytically carried out by approximating its integrand. The model describes both the subthreshold inversion for undoped FETs and the effects of finite doping density in the channel. With an explicit and continuous expression, the proposed drain current model covers all regions of device operation: subthreshold, linear, and saturation. The accuracy from the proposed model is comparable with that from well-known previous models for double-gate (DG) and cylindrical gate-all-around (Cy-GAA) FETs with an undoped channel. In addition, the model shows good agreement with 2-D and 3-D numerical simulations for doped-channel multiple-gate structures such as single-gate, DG, triple-gate, rectangular gate-all-around, and Cy-GAA FETs. The proposed model is well suited to be a core model for Mug-FETs due to its good computational efficiency and high accuracy; hence, it is useful for compact modeling.
引用
收藏
页码:848 / 855
页数:8
相关论文
共 27 条
[1]  
[Anonymous], 2008, ATL US MAN DEV SIM S, V5
[2]  
Chen Y., 2001, P INT C MOD SIM MICR, P546
[3]   Multiple-gate SOI MOSFETs [J].
Colinge, JP .
SOLID-STATE ELECTRONICS, 2004, 48 (06) :897-905
[4]  
Dunga M.V., 2008, NANOSCALE CMOS MODEL
[5]   Modeling advanced FET technology in a compact model [J].
Dunga, Mohan V. ;
Lin, Chung-Hsun ;
Xi, Xuemei ;
Lu, Darsen D. ;
Niknejad, Ali M. ;
Hu, Chenming .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) :1971-1978
[6]   A 3-D analytical physically based model for the subthreshold swing in undoped trigate FinFETs [J].
El Hamid, Hamdy Abd ;
Guitart, Jaume Roig ;
Kilchytska, Valeria ;
Flandre, Denis ;
Iniguez, Benjamin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2487-2496
[7]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[8]   Continuous analytic I-V model for surrounding-gate MOSFETs [J].
Jiménez, D ;
Iñíguez, B ;
Suñé, J ;
Marsal, LF ;
Pallarès, J ;
Roig, J ;
Flores, D .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (08) :571-573
[9]   Charge-based model for long-channel cylindrical surrounding-gate MOSFETs from intrinsic channel to heavily doped body [J].
Liu, Feng ;
He, Jin ;
Zhang, Lining ;
Zhang, Jian ;
Hu, Jinghua ;
Ma, Chenyue ;
Chan, Mansun .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) :2187-2194
[10]   Effects of body doping on threshold voltage and channel potential of symmetric DG MOSFETs with continuous solution from accumulation to strong-inversion regions [J].
Liu, Feng ;
Zhang, Lining ;
Zhang, Jian ;
He, Jin ;
Chan, Mansun .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (08)