A 100+Meter 12 Gb/s/Lane Copper Cable Link Based on Clock-Forwarding

被引:3
作者
Ali, Tamer [1 ]
Drost, Robert [2 ]
Ho, Ron [3 ]
Yang, Chih-Kong Ken [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
[2] Pluribus Networks Inc, Palo Alto, CA 94303 USA
[3] Oracle Labs, Redwood City, CA 94065 USA
关键词
Forwarded-clock; jitter filtering; jitter tracking; jitter transfer; multiplying DLL; PLL; repeater; retimer; serial link; source-synchronous; transceiver; SOURCE SYNCHRONOUS RECEIVER; RECOVERY CIRCUIT; LOW-JITTER; MULTIPLIER; DLL; MW/GB/S; CMOS;
D O I
10.1109/JSSC.2013.2239013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Active and passive copper cables for data rates exceeding 10 Gb/s are typically limited to less than 20 m. Optical fiber on the other hand offers superior performance for run length greater than 100 m, but is costly. Although 100 m copper link is demonstrated for 10GBASE-T, it utilizes complex symbols at a lower symbol rate across multiple signaling lanes and dissipates substantial power for DSP. In this paper, we propose a 12 Gbps/lane active cable link that extends copper cables >100 meters using low power and area clocked repeaters powered through the cable that could potentially be embedded in the cable. The quality of the clock in such repeaters is the key component inmaintaining a clean signal propagation through long distances. This paper introduces an FIR phase filtering technique in combination with an MDLL to deliver a low jitter forward clock. The total jitter at the end of the cable is 4.4 ps RMS. The link has repeating distances of 8 and 16 meters for data and clock, respectively. Each repeater occupies 1mm(2) of area in a 65-nm CMOS technology and dissipates 48mW.
引用
收藏
页码:1085 / 1098
页数:14
相关论文
共 36 条
[1]  
Ali T. A., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P466, DOI 10.1109/ISSCC.2011.5746400
[2]  
[Anonymous], 2009, 8023AT2009 IEEE
[3]  
Balamurugan Ganesh, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P372, DOI 10.1109/ISSCC.2010.5433826
[4]   A scalable 5-15Gbps, 14-75mW low power I/O transceiver in 65nm CMOS [J].
Balamurugan, Ganesh ;
Kennedy, Joseph ;
Banerjee, Gaurab ;
Jaussi, James E. ;
Mansuri, Mozhgan ;
O'Mahony, Frank ;
Casper, Bryan ;
Mooney, Randy .
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, :270-271
[5]   An 8-Gb/s simultaneous bidirectional link with on-die waveform capture [J].
Casper, B ;
Martin, A ;
Jaussi, JE ;
Kennedy, J ;
Mooney, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (12) :2111-2120
[6]  
Casper B., 2006, IEEE INT SOLID STATE, P263
[7]  
Chang HH, 2003, ISSCC DIG TECH PAP I, V46, P434
[8]   A 12.5-Mb/s to 2.7-Gb/s continuous-rate CDR with automatic frequency acquisition and data-rate readback [J].
Dalton, D ;
Chai, K ;
Evans, E ;
Ferriss, M ;
Hitchcox, D ;
Murray, P ;
Selvanayagam, S ;
Shepherd, P ;
DeVito, L .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2713-2725
[9]   A low-phase noise, anti-harmonic programmable DLL frequency multiplier with period error compensation for spur reduction [J].
Du, Qingjin ;
Zhuang, Jingcheng ;
Kwasniewski, Tad .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (11) :1205-1209
[10]   A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips [J].
Farjad-Rad, R ;
Dally, W ;
Ng, HT ;
Senthinathan, R ;
Lee, MJE ;
Rathi, R ;
Poulton, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1804-1812