Design and Development of Efficient Face Recognition Architecture using Neural Network on FPGA

被引：0

作者：

Ahmed, M. Tousif ^{[1
]}

Sinha, Sanjay ^{[1
]}

机构：

[1] Xvidia Technol, Bengaluru, India

来源：

PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS) | 2018年

关键词：

FPGA; Face Recognition System(FRS); Neural Networks (NN); Histogram of Oriented Gradients (HOG);

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Face Recognition is an application used for identification of a person among the pool of images. The main goal is to identify the face among the database of images. As the geometrical features of the face images are similar, distinguishing one face from other faces from the other base is challenging task. The Proposed work uses the Neural Network as classifier using Histogram of Oriented Gradients features of images. The proposed architecture uses Levenberg-Marquardt feed-forward training method for neural network. ORL data base is used and is implemented on VIRTEX-7 FPGA platform giving better recognition rate and high performance.

引用

页码：905 / 909

页数：5

共 50 条

[31] A Novel Architecture on FPGA for Face Detection Using Jumping Scanning Mechanism [J].

Qin, Chao ;

Che, Ming ;

Li, Weichao .

CONTEMPORARY RESEARCH ON E-BUSINESS TECHNOLOGY AND STRATEGY, 2012, 332 :169-175

[32] A novel architecture on FPGA for face detection using jumping scanning mechanism [J].

1600, Springer Verlag (332) :169-175

[33] Design and Implementation of Hardware Architecture for Denoising Using FPGA [J].

Jeon, ByungMoo ;

Lee, SangJun ;

Jin, Jungdong ;

Dung Duc Nguyen ;

Jeon, Jae Wook .

2013 IEEE 9TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS (CSPA), 2013, :83-88

[34] Hardware-Software Co-Design for Face Recognition on FPGA SoCs [J].

Wang, Hao ;

Cao, Shan ;

Xu, Shugong ;

Zhang, Shunqing .

2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,

[35] Best-Shot Selection for Video Face Recognition Using FPGA [J].

Chang, Leonardo ;

Rodes, Ivis ;

Mendez, Heydi ;

del Toro, Ernesto .

PROGRESS IN PATTERN RECOGNITION, IMAGE ANALYSIS AND APPLICATIONS, PROCEEDINGS, 2008, 5197 :543-550

[36] Efficient utilization of FPGA using LUT-6 Architecture [J].

Zia, Razia ;

Rao, Muzaffar ;

Aziz, Arshad ;

Akhtar, Parvez .

INDUSTRIAL INSTRUMENTATION AND CONTROL SYSTEMS, PTS 1-4, 2013, 241-244 :2548-2554

[37] An Efficient FPGA Implementation of Gaussian Mixture Models Based Classifier: Application to Face Recognition [J].

Neggazi, Mehdi ;

Bengherabi, Messaoud ;

Boulkenafet, Z. ;

Amira, Abbes .

2013 8TH INTERNATIONAL WORKSHOP ON SYSTEMS, SIGNAL PROCESSING AND THEIR APPLICATIONS (WOSSPA), 2013, :367-371

[38] FPGA-based Convolutional Neural Network Design and Implementation [J].

Yan, Ruitao ;

Yi, Jianjun ;

He, Jie ;

Zhao, Yifan .

2023 3RD ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS TECHNOLOGY AND COMPUTER SCIENCE, ACCTCS, 2023, :456-460

[39] FPGA-based Convolutional Neural Network Accelerator design using High Level Synthesize [J].

Ghaffari, Sina ;

Sharifian, Saeed .

2016 2ND INTERNATIONAL CONFERENCE OF SIGNAL PROCESSING AND INTELLIGENT SYSTEMS (ICSPIS), 2016, :29-34

[40] VHDL Schematic Design and FPGA Simulation of Neural Network Activation Function using Continued Fractions [J].

Saliyu, Taofiki ;

Fu, Xingang ;

Hingu, Chanakya .

2022 IEEE 13TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2022, :469-474

← 1 2 3 4 5 →