High-Performance and Fault-Tolerant 3D NoC-Bus Hybrid Architecture Using ARB-NET-Based Adaptive Monitoring Platform

被引:19
作者
Rahmani, Amir-Mohammad [1 ,2 ]
Vaddina, Kameswar Rao [1 ,2 ]
Latif, Khalid [1 ,2 ]
Liljeberg, Pasi [1 ]
Plosila, Juha [1 ]
Tenhunen, Hannu [1 ]
机构
[1] Univ Turku, Dept Informat Technol, Embedded Comp & Elect Syst Lab, FIN-20520 Turku, Finland
[2] Turku Ctr Comp Sci, Turku 20520, Finland
基金
芬兰科学院;
关键词
Three-dimensional NoC-bus hybrid architecture; monitoring platform; adaptive routing algorithm; three-dimensional ICs; fault tolerance; ON-CHIP; NETWORKS;
D O I
10.1109/TC.2012.278
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The emerging three-dimensional integrated circuits (3D-ICs) achieve greater device integration and enhanced system performance at lower cost and reduced area footprint, thereby offering higher order of connectivity and greater design choices and possibilities. To exploit the intrinsic capability of reduced communication distances in 3D-ICs, three-dimensional NoC-bus hybrid mesh architecture was proposed. Besides its various advantages in terms of area, power consumption, and performance, this architecture has a unique and hitherto previously unexplored possibility to implement an efficient system-wide monitoring network. In this paper, an efficient three-dimensional NoC architecture is proposed which is optimized for system performance, power consumption, and reliability. The mechanism benefits from a congestion-aware and bus failure-tolerant routing algorithm called AdaptiveZ for vertical communication. In addition, we have integrated a low-cost monitoring platform on top of the three-dimensional NoC-Bus Hybrid mesh architecture that can be efficiently used for various system management purposes such as traffic monitoring, fault tolerance, and thermal management. The proposed generic monitoring platform called ARB-NET utilizes bus arbiters to exchange the monitoring information directly with each other without using the data network. As a test case, based on the proposed monitoring platform, a fully congestion-aware and interlayer fault-tolerant routing algorithm named AdaptiveXYZ is presented taking advantage of information generated within bus arbiters. Compared to recently proposed stacked mesh three-dimensional NoCs, our extensive simulations with synthetic and real benchmarks reveal that our architecture using the AdaptiveXYZ routing can help in achieving significant power, performance, and reliability improvements with a negligible hardware overhead.
引用
收藏
页码:734 / 747
页数:14
相关论文
共 25 条
[1]  
[Anonymous], 2011, NETW CHIP NOCS 5 IEE
[2]   Networks on chips: A new SoC paradigm [J].
Benini, L ;
De Micheli, G .
COMPUTER, 2002, 35 (01) :70-+
[3]   Networks-on-Chip in Emerging Interconnect Paradigms: Advantages and Challenges [J].
Carloni, Luca P. ;
Pande, Partha ;
Xie, Yuan .
2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, :93-+
[4]  
Dally W., 2003, Principles and Practices of Interconnection Networks
[5]   Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation [J].
Feero, Brett Stanley ;
Pande, Partha Pratim .
IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (01) :32-45
[6]   Hierarchical Agent Monitoring Design Approach towards Self-Aware Parallel Systems-on-Chip [J].
Guang, Liang ;
Nigussie, Ethiopia ;
Rantala, Pekka ;
Isoaho, Jouni ;
Tenhunen, Hannu .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2010, 9 (03)
[7]  
Guindani Guilherme, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P475, DOI 10.1109/ISVLSI.2008.17
[8]  
Hsieh AC, 2010, DES AUT TEST EUROPE, P166
[9]  
Jantsch A, 2003, NETWORKS ON CHIP, P3
[10]  
Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680