A simulator for at-speed robust testing of path delay faults in combinational circuits

被引：5
|
作者：
Hsu, YC
Gupta, SK
机构：
[1] Department of Electrical Engineering-Systems, University of Southern California, Los Angeles
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1996年 / 45卷 / 11期
基金：
美国国家科学基金会;
关键词：
delay testing; robust path delay testing; at-speed delay testing; fault simulation;
D O I：
10.1109/12.544489
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Conditions are derived for robust testing of a path delay fault via a sequence of vectors applied at-speed. A simulator has been developed that uses the above conditions, along with the knowledge of paths that are robustly tested by the previous vectors, to determine the fault coverage obtained by such testing. The results demonstrate the existing fault simulators can overestimate robust path delay fault coverage by 5-15%.
引用
收藏
页码：1312 / 1318
页数：7
相关论文
共 50 条
  • [31] Resynthesis of combinational circuits for path count reduction and for path delay fault testability
    Krstic, A
    Cheng, KT
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (01): : 43 - 54
  • [32] An approach to test compaction for scan circuits that enhances at-speed testing
    Pomeranz, I
    Reddy, SM
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 156 - 161
  • [33] Resynthesis of combinational circuits for path count reduction and for path delay fault testability
    Krstic, Angela
    Cheng, Kwang-Ting
    Journal of Electronic Testing: Theory and Applications (JETTA), 1997, 11 (01): : 43 - 54
  • [34] Resynthesis of Combinational Circuits for Path Count Reduction and for Path Delay Fault Testability
    Angela Krstić
    Kwang-Ting Cheng
    Journal of Electronic Testing, 1997, 11 : 43 - 54
  • [35] Testing delay faults in asynchronous handshake circuits
    Shi, Feng
    Makris, Yiorgos
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 361 - +
  • [36] Identification of robust untestable path delay faults
    Wu, WC
    Lee, CL
    Chen, JE
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 1997, 20 (05) : 549 - 559
  • [37] Dynamic voltage Drop induced Path Delay Analysis for STV and NTV Circuits during At-speed Scan Test
    Oh, Hyunggoy
    Kim, Heetae
    Lee, Sangjun
    Kang, Sungho
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 7 - 8
  • [38] A statistical model for path delay faults in VLSI circuits
    Hamad, M
    Landis, D
    PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 388 - 392
  • [39] A DFT approach for path delay faults in interconnected circuits
    Pomeranz, I
    Reddy, SM
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 72 - 75
  • [40] On redundant path delay faults in synchronous sequential circuits
    Tekumalla, RC
    Menon, PR
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (03) : 277 - 282
12345