A simulator for at-speed robust testing of path delay faults in combinational circuits

被引：5
|
作者：
Hsu, YC
Gupta, SK
机构：
[1] Department of Electrical Engineering-Systems, University of Southern California, Los Angeles
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1996年 / 45卷 / 11期
基金：
美国国家科学基金会;
关键词：
delay testing; robust path delay testing; at-speed delay testing; fault simulation;
D O I：
10.1109/12.544489
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Conditions are derived for robust testing of a path delay fault via a sequence of vectors applied at-speed. A simulator has been developed that uses the above conditions, along with the knowledge of paths that are robustly tested by the previous vectors, to determine the fault coverage obtained by such testing. The results demonstrate the existing fault simulators can overestimate robust path delay fault coverage by 5-15%.
引用
收藏
页码：1312 / 1318
页数：7
相关论文
共 50 条
  • [1] On diagnosing path delay faults in an at-speed environment
    Tekumalla, RC
    Venkataraman, S
    Ghosh-Dastidar, J
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 28 - 33
  • [2] An automatic test pattern generator for at-speed robust path delay testing
    Hsu, YC
    Gupta, SK
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 88 - 95
  • [3] Test generation for primitive path delay faults in combinational circuits
    Tekumalla, RC
    Menon, PR
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 636 - 641
  • [4] At-speed test for path delay faults using practical techniques
    Qiu, WQ
    Wang, J
    Lu, X
    Li, Z
    Walker, DMH
    Shi, WP
    DBT 2004: PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON CURRENT & DEFECT BASED TESTING, 2004, : 61 - 66
  • [5] At-Speed Path Delay Test
    Chakraborty, Swati
    Walker, D. M. H.
    2015 IEEE 24TH NORTH ATLANTIC TEST WORKSHOP (NATW), 2015, : 39 - 42
  • [6] At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs
    Kakoee, Mohammad Reza
    Bertacco, Valeria
    Benini, Luca
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (03) : 703 - 717
  • [7] On the number of tests to detect all path delay faults in combinational logic circuits
    Pomeranz, I
    Reddy, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 50 - 62
  • [8] A satisfiability-based test generator for path delay faults in combinational circuits
    Chen, CA
    Gupta, SK
    33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 209 - 214
  • [9] Simulator for path-delay faults on mixed-level circuits
    Yim, YT
    Kang, YS
    Kang, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1997, 144 (04): : 236 - 242
  • [10] Methods for testing path delay and static faults in RSFQ circuits
    Li, Mingye
    Wang, Fangzhou
    Gupta, Sandeep
    2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
12345