Research on Reliability of Board Level Package-on-Package in Drop Test

被引:1
|
作者
Yao Xiaohu [1 ]
Fan Zerui [1 ]
Yuan Miaomiao [1 ]
Zhang Xiaoqing [1 ]
Li Zhiqiang [1 ]
Han Qiang [1 ]
机构
[1] S China Univ Technol, Sch Civil Engn & Transportat, Guangzhou 510640, Guangdong, Peoples R China
关键词
SOLDER JOINT RELIABILITY; DYNAMIC-RESPONSES;
D O I
10.1109/ICEPT.2010.5582744
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Packaging components are key parts for portable electronics, such as notebooks, cameras and cell phones. The mechanical shock resulted from mishandling during transportation or customer usage may cause solder joint failure of packages, which leads to malfunction of product. Therefore, the reliability performance of solder balls under drop impact loading has become an important topics to researchers and the electronic product manufactures. Here, the study on the stacked package-on-package (POP) is completed in free drop test, according to the condition B in the drop test standard of JEDEC. The dynamic strain responses at some key positions of the Printed Circuit Board (PCB) are recorded by strain gages to study the board level response under impact, and the behavior of dynamic resistance of POP components is well understood. These researches will provide a feedback link to the performance of the PCB with POP packages in accidental drop.
引用
收藏
页码:1138 / 1141
页数:4
相关论文
共 50 条
  • [21] Mechanical modeling and analysis of board level drop test of electronic package
    Zhao, Junfeng
    Garner, Luke J.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 436 - +
  • [22] Vibrational fatigue and reliability of package-on-package stacked chip assembly
    Yang, Bing
    Li, Dongbo
    Yang, Haiying
    Hu, Yongle
    Yang, Ping
    MICROELECTRONICS JOURNAL, 2019, 92
  • [23] Insights into correlation between board-level drop reliability and package-level ball impact test characteristics
    Yeh, Chang-Lin
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (01): : 84 - 91
  • [24] Solution for Improving Manufacturing Yield and Reliability of Package-on-Package (PoP)
    Xie, Bin
    Shi, Daniel
    Chung, Tom
    2010 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE, 2010, : 42 - 47
  • [25] Board Level Reliability of Novel Fan-in Package on Package(PoP)
    Kim, Young-Lyong
    Youn, Cheul-Joong
    Lee, Jong-Ho
    Baek, Hyung-Kil
    Ahn, Eun-Chul
    Song, Young-Hee
    Chung, Tae-Gyeong
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 57 - +
  • [26] Thermo-Mechanical Reliability Analysis of Package-on-Package Assembly
    Liu, Hailong
    Yang, Shaohua
    2011 INTERNATIONAL CONFERENCE ON QUALITY, RELIABILITY, RISK, MAINTENANCE, AND SAFETY ENGINEERING (ICQR2MSE), 2011, : 203 - 207
  • [27] Improving package-on-package reliability: a multi-material approach
    Currie, Mark
    SOLID STATE TECHNOLOGY, 2010, 53 (05) : 17 - 19
  • [28] Development of Package-on-Package Using Embedded Wafer-Level Package Approach
    Chong, Ser Choong
    Wee, David Ho Soon
    Rao, Vempati Srinivasa
    Vasarla, Nagendra Sekhar
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1654 - 1662
  • [29] Novel Integrated Package-on-Package for Wafer Level and Panel Level Production
    Koh, Wei
    2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [30] Finite element modeling of CSP package subjected to board level drop test
    Wang, YY
    Wang, F
    Chai, TC
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 684 - 688