Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems

被引：7
|
作者：
Mochocki, B [1 ]
Hu, XBS [1 ]
Racu, R [1 ]
Ernst, R [1 ]
机构：
[1] Univ Notre Dame, Dept CSE, Notre Dame, IN 46556 USA
来源：
ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS | 2005年
关键词：
D O I：
10.1109/ICCAD.2005.1560109
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Jitter is a critical problem for the design of both distributed embedded systems and real-time control systems. This work considers meeting the completion Jitter constraints of a set of independent, periodic, hard real-time tasks scheduled according to a preemptive fixed-priority scheme. Control over completion jitter is achieved by judiciously applying Dynamic Voltage Scaling (DVS). Through simulation, the proposed method is shown to be an effective tool to meet jitter constraints on a variety of systems.
引用
收藏
页码：446 / 449
页数：4
相关论文
共 50 条
  • [21] Schedulability analysis of dynamic priority real-time systems with contention
    Guasque, Ana
    Aceituno, Jose Maria
    Balbastre, Patricia
    Simo, Jose
    Crespo, Alfons
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (12): : 14703 - 14725
  • [22] Schedulability analysis of dynamic priority real-time systems with contention
    Ana Guasque
    José María Aceituno
    Patricia Balbastre
    José Simó
    Alfons Crespo
    The Journal of Supercomputing, 2022, 78 : 14703 - 14725
  • [23] Efficient schedulability tests for real-time embedded systems with urgent routines
    Augusto Santos, J., Jr.
    Lima, George
    Bletsas, Konstantinos
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2014, 18 (1-2) : 19 - 38
  • [24] A Framework of Concurrent Task Scheduling and Dynamic Voltage and Frequency Scaling in Real-Time Embedded Systems with Energy Harvesting
    Lin, Xue
    Wang, Yanzhi
    Yue, Siyu
    Chang, Naehyuck
    Pedram, Massoud
    2013 IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2013, : 70 - 75
  • [25] Performance comparison of dynamic voltage scaling algorithms for hard real-time systems
    Kim, W
    Shin, D
    Yun, HS
    Kim, J
    Min, SL
    EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2002, : 219 - 228
  • [26] An integrated approach for applying dynamic voltage scaling to hard real-time systems
    Liu, YB
    Mok, AK
    9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2003, : 116 - 123
  • [27] Network flow techniques for dynamic voltage scaling in hard real-time systems
    Swaminathan, V
    Chakrabarty, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (10) : 1385 - 1398
  • [28] Optimal Reliability Design for Real-time Systems with Dynamic Voltage and Frequency Scaling
    Koga, Toshitaka
    Dohi, Tadashi
    Okamura, Hiroyuki
    2014 20TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2014), 2014, : 213 - 222
  • [29] Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems
    Kim, Woonseok
    Shin, Dongkun
    Yun, Han-Saem
    Kim, Jihong
    Min, Sang Lyul
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (03) : 207 - 216
  • [30] A dual speed scheme for dynamic voltage scaling on real-time multiprocessor systems
    Han, Sangchul
    Park, Minkyu
    Piao, Xuefeng
    Park, Moonju
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (02): : 574 - 590
12345