A real-time large disparity range stereo-system using FPGAs

被引:0
作者
Masrani, DK [1 ]
MacLean, WJ [1 ]
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada
来源
COMPUTER VISION - ACCV 2006, PT II | 2006年 / 3852卷
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, we discuss the design and implementation of a Field-Programmable Gate Array (FPGA) based stereo depth measurement system that is capable of handling a very large disparity range. The system performs rectification of the input video stream and a left-right consistency check to improve the accuracy of the results and generates subpixel disparities at 30 frames/second on 480 x 640 images. The system is based on the Local Weighted Phase-Correlation algorithm [9] which estimates disparity using a multi-scale and multi-orientation approach. Though FPGAs are ideal devices to exploit the inherent parallelism in many computer vision algorithms, they have a finite resource capacity which poses a challenge when adapting a system to deal with large image sizes or disparity ranges. In this work, we take advantage of the temporal information available in a video sequence to design a novel architecture for the correlation unit to achieve correlation over a large range while keeping the resource utilisation very low as compared to a naive approach of designing a correlation unit in hardware.
引用
收藏
页码:42 / 51
页数:10
相关论文
共 50 条
[41]   Real-time stereo vision processing system in a FPGA [J].
Cuadrado, Carlos ;
Zuloaga, Aitzol ;
Martin, Jose L. ;
Lazaro, Jesus ;
Jimenez, Jaime .
IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, :3828-+
[42]   Dynamic Stereo Vision System for Real-time Tracking [J].
Schraml, Stephan ;
Belbachir, Ahmed Nabil ;
Milosevic, Nenad ;
Schoen, Peter .
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, :1409-1412
[43]   A real-time stereo head pose tracking system [J].
Chen, JY ;
Tiddeman, B .
2005 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), VOLS 1 AND 2, 2005, :258-263
[44]   Real-Time Control of Active Stereo Vision System [J].
Szewczyk, Przemyslaw .
TRENDS IN ADVANCED INTELLIGENT CONTROL, OPTIMIZATION AND AUTOMATION, 2017, 577 :271-280
[45]   Technique for real-time frontal face image acquisition using stereo system [J].
Knyaz, Vladimir A. ;
Vizilter, Yuri V. ;
Kudryashov, Yuri I. .
VIDEOMETRICS, RANGE IMAGING, AND APPLICATIONS XII; AND AUTOMATED VISUAL INSPECTION, 2013, 8791
[46]   Dense Disparity Real-Time Stereo Vision Algorithm for Resource-Limited Systems [J].
Tippetts, Beau J. ;
Lee, Dah-Jye ;
Archibald, James K. ;
Lillywhite, Kirt D. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (10) :1547-1555
[47]   Real-Time Edge-Sensitive Local Stereo Matching with Iterative Disparity Refinement [J].
Dumont, Maarten ;
Goorts, Patrik ;
Maesen, Steven ;
Lafruit, Gauthier ;
Bekaert, Philippe .
E-BUSINESS AND TELECOMMUNICATIONS, ICETE 2014, 2015, 554 :435-456
[48]   Real-Time Pattern Matching with FPGAs [J].
Woods, Louis ;
Teubner, Jens ;
Alonso, Gustavo .
IEEE 27TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING (ICDE 2011), 2011, :1292-1295
[49]   Using dynamic partial reconfiguration of FPGAs in real-Time systems [J].
Pezzarossa, Luca ;
Kristensen, Andreas Toftegaard ;
Schoeberl, Martin ;
Sparso, Jens .
MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 :198-206
[50]   A robust and real-time DNN-based multi-baseline stereo accelerator in FPGAs [J].
Zhang, Yu ;
Zheng, Yi ;
Ling, Yehua ;
Meng, Haitao ;
Chen, Gang .
JOURNAL OF SYSTEMS ARCHITECTURE, 2023, 143