FPGA-based Router Virtualization: A Power Perspective

被引:2
作者
Ganegedara, Thilan [1 ]
Prasanna, Viktor K. [1 ]
机构
[1] Univ So Calif, Ming Hsieh Dept Elect Engn, Los Angeles, CA 90089 USA
来源
2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW) | 2012年
关键词
D O I
10.1109/IPDPSW.2012.44
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Both Internet and semiconductor technology have advanced dramatically over the past decade. These advancements have made great impact on the conventional Internet infrastructure where networking equipment is dedicated on a per network basis. Router virtualization allows a single hardware router to serve packets from multiple networks while ensuring the same throughput and Quality of Service (QoS) guaranteed originally. In this paper, we study the effect of router virtualization, from a power consumption perspective, on the widely used Field Programmable Gate Array (FPGA) platform. An analytical model is proposed to estimate Layer-3 power consumption under different virtual router configurations. The analytical model is verified using post place-and-route results obtained using state-of-the-art FPGA and the models stand accurate with only a +/- 3% maximum error. Low power FPGA families are explored in this work to highlight the benefits of using such platforms in networking environments. Our experimental results show that by virtualizing, power savings proportional to the number of virtual networks can be achieved compared with non-virtualized routers.
引用
收藏
页码:360 / 367
页数:8
相关论文
共 20 条
[1]  
[Anonymous], IEEE INFOCOM
[2]  
Carapinha J, 2009, VISA 09, P73
[3]  
Cisco, HARDW SOFTW VIRT ROU
[4]  
Cisco, CISC CAT 6500 VIRT S
[5]  
Fu J., 2008, P 2008 ACM CONEXT C, P21
[6]  
Ganegedara T., 2011, FIELD PROGR LO UNPUB
[7]  
Ganegedara T, 2011, IEEE ICC
[8]   Towards Green Routers: Depth-Bounded Multi-Pipeline Architecture for Power-Efficient IP Lookup [J].
Jiang, Weirong ;
Prasanna, Viktor K. .
2008 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC 2008), 2008, :185-192
[9]  
Juniper, JCS1200 CONTR SYST
[10]  
Kaxiras S, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P361