Reversible Circuit Synthesis using Evolutionary Algorithm

被引:0
作者
Datta, Kamalika [1 ]
Sengupta, Indranil [2 ]
Rahaman, Hafizur [1 ]
机构
[1] Bengal Engn & Sci Univ, Dept Informat Technol, Sibpur 711103, Howrah, India
[2] Indian Inst Technol, Dept Comp Sci Engn, Kharagpur 721302, W Bengal, India
来源
2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC) | 2012年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the prospect of availability of quantum computers in not-so-distant future, research on the synthesis and testing of reversible logic circuits have gained momentum in recent years. There are many existing works for the synthesis of reversible logic circuits, some of them being exact while some others approximate and based on some heuristics. Many of these methods work for reasonably smaller circuits, but fail with the increase in the number of inputs, either in terms of large memory and computation time requirements, or in terms of failure in arriving at the solution. In this paper, we have proposed a synthesis approach that uses Genetic Algorithm (GA) for searching the solution space, and is based on a gate library consisting of NOT, CNOT and generalized Toffoli gates. This method gives good solutions to circuits with up to 5 or 6 inputs very fast. A divide-and-conquer approach is also proposed towards the end of the paper as a future work using which larger circuits can be handled.
引用
收藏
页数:4
相关论文
共 50 条
[41]   ALGORITHM FOR LOGIC-CIRCUIT SYNTHESIS BY USING MULTIPLEXERS [J].
WHITEHEAD, DG .
ELECTRONICS LETTERS, 1977, 13 (12) :355-356
[42]   Reference Point-based Evolutionary Multi-objective Optimization for Reversible Logic Circuit Synthesis [J].
Wang, Xiaoxiao ;
Wang, Xiaoxiao .
2014 7TH INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS (BMEI 2014), 2014, :955-959
[43]   Evolutionary Algorithm based Combinational Circuit Design [J].
Rudra, Arun ;
Pandey, Neeta ;
Indu, S. .
2012 IEEE 5TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE 2012), 2012,
[44]   Evolutionary synthesis of arithmetic circuit structures [J].
Aoki, T ;
Homma, N ;
Higuchi, T .
ARTIFICIAL INTELLIGENCE REVIEW, 2003, 20 (3-4) :199-232
[45]   Evolutionary Synthesis of Arithmetic Circuit Structures [J].
Takafum Aoki ;
Naofumi Homma ;
Tatsuo Higuchi .
Artificial Intelligence Review, 2003, 20 :199-232
[46]   Reversible Comparator Circuit Using a New Reversible Gate [J].
Kalita, Gunajit ;
Saikia, Navajit .
6TH INTERNATIONAL CONFERENCE ON COMPUTER & COMMUNICATION TECHNOLOGY (ICCCT-2015), 2015, :419-423
[47]   Fast Synthesis of Reversible Circuits Using a Sorting Algorithm and Optimization [J].
Susam, Omercan ;
Altun, Mustafa .
JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2017, 29 (1-2) :1-23
[48]   The Algorithm for Reversible Circuits Synthesis [J].
Skorupski, Andrzej ;
Gracki, Krzysztof .
INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2020, 66 (02) :281-286
[49]   Synthesis Algorithm for Reversible Logic [J].
Hu, J. .
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL APPLICATIONS (CISIA 2015), 2015, 18 :36-38
[50]   Improving ESOP-Based Synthesis of Reversible Logic Using Evolutionary Algorithms [J].
Drechsler, Rolf ;
Finder, Alexander ;
Wille, Robert .
APPLICATIONS OF EVOLUTIONARY COMPUTATION, PT II, 2011, 6625 :151-161